From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr2-f14.google.com (mail-wr2-f14.google.com [74.125.225.78]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F9375221E2 for ; Fri, 18 Sep 2026 19:46:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.78 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789760789; cv=none; b=taKRuLha5zLiPISmFzlL3djdyf3Gdpr7b6uElbfWI7hlZPrnIzoHYxdACHknRwD06OwiYAhuFHB6UVK4PBlM3yOTNdKDydcWALLdpr26X+kagsVLiT920CiwoFanP8fQGYXkNUO51lJ3HUCE0eDS+6qtLpt8B+3ClNzYj8lMZz8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789760789; c=relaxed/simple; bh=k1IXWrVwbwiFJ5FN8m5Ke96kWS/YD24123z+mfdLK8c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nzKu0ht3FihHl80ny625iTQGw1YQkQWZqeVBegs/orNAlxQmNDglSfIbfeAmZUm27CkUoZhSh5fPLHhXsvreuLwJznu5Lg/d3EkTeEEADDRPbmF/qgafMJn7/UmYBJz0soBsUCx3wEMWG/zzn5qrzgfSLM4wyy9te7M3MCGWikA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HtVVyp3J; arc=none smtp.client-ip=74.125.225.78 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HtVVyp3J" Received: by mail-wr2-f14.google.com with SMTP id ffacd0b85a97d-482f6350f88so720560f8f.2 for ; Fri, 18 Sep 2026 12:46:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789760783; x=1790365583; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=yWRnP7UG9al7zX73KpF10170VZIpXbd7qsbcXPsjnQU=; b=HtVVyp3JEJCROBvBaPsm7w4ydLLZ8ybfOVEv0QBYJdL1svi+1ZRQjZNA9Xv2x85lPi Jx2246+QF3qD7yiD8JyEEY3wG7boubNn+dkP9hvpCH3xAce620o2pesOdHXaqRZ3IG80 TB5t4YdWkgcAddR0YWHiVMN/7673/fhs3Pak4Z2qo20idt2UOMgu2Qcbs3fCl+Jxp4U/ ez50risQN+htQvKDKjIO9rDpM2PF9GY9t8iWOSLJ3FZZNNNn8bOU4kzhB9b0f7u5bqhm dA+tGdNTINQAhcVyM16XIwCbIZBNuSofEvbzYii/8rEdYL1MxYCoW5CZ9gaDjQj/YJuv 5CNQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789760783; x=1790365583; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=yWRnP7UG9al7zX73KpF10170VZIpXbd7qsbcXPsjnQU=; b=gmMtTmLNzn/zzsTgV1Ijw7czU3DMAz65TcfChMGfF8g/UA8JVOzaY3sQUckS5SaK6p IHEbDY19O4yBOvhvXqg46BRTJjatJCcwaJdXu85nUQrOJvLAlcvWuOXQIVVqXWvXi3+Q ECw1NquyHdSCpJiWhKYLK2JKeYndOBFAerkaAhjr/+HaANGs2DZ7DPPrIUTwf7GHEjRG 1Klo0CotBHDdmuzHBSsz0By7mheOUxhv5YuNHbo589nncs27sVLupORoYIVFD+LGf+FD wC7Y2ZwUerlhisfq28I0Nqfwpt2LuQeVnghZXqSHtMzfMyAcJEAVqxYmbvHQ5fO5uAji 1qTw== X-Forwarded-Encrypted: i=1; AKwUvBxv87LmUS9Z4dhpVehHHv3b1QGb74eBMuUCsa1Mnatw8zqnXBM7gydWEbgrsle3ntsOKsUdpw6i9FF+wwM=@vger.kernel.org X-Gm-Message-State: AFuF++lhznRigOIs0bu0oe+xIefFhDzhfskuA63N7er3aJiQOlYvu0wC 3HDYYUyuNgHr5fQ9hZz+JppW03jfUt6+b6rxyA8iyu4qq6UlyG8DOI2p X-Gm-Gg: AYBFou01YmJmWnQMiQ0gcNzHIa7OkmlcRQlY01yI4qgXdLQ5I2b4RzKId5mjPgu+hes yOn/MxQuPIvCSKHStL+1Yq4DgmBcMqqJACEXkq/8LA50aGOIMIO/ATPI0B+WDQHsmIdDVrLOY+i IrU6bXkeHBBsbGiiJfusJDQvN6+mkQPaKPih2CakdzTFVbV4OcPXkp0TxCqOKEN+rUVUlBXdoJC /GGM4bdKxYCWlrZqUuAEtkFGyxJaBdX7BOI84sQ/GmAXH5tqQSsP+DE8yThBMv7KF76mAsUbXfg mfpBCYIdBRe/bvSFB9i4RvQkL/6JACdiae+z6jen6xWCLXi43+veZxj9c0x+N64uPPnjQOQc15M 1D1DBogTq6MWTnFMgHXNJcwES5l0YRvIgpd9jhB+t6WgrF+7qJ0Z5ecYkoTKpIMRbkxRisuvC8Y xSf/b4k5hXDgirmQXEuxF3AbfXQ9q6Fjwh+CDgRazwX4CWyLjD71SZuj2FLLiG0UiKbj2Awq3iW 0omZ5ftKw+MFkSd8vr13BVoRrC2/XeQjEBxN/7K7eEzbhY= X-Received: by 2002:a05:6000:41c9:b0:487:1646:8740 with SMTP id ffacd0b85a97d-4871e261a94mr4620940f8f.29.1789760783335; Fri, 18 Sep 2026 12:46:23 -0700 (PDT) Received: from localhost.localdomain ([176.220.123.16]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-48724562aebsm890025f8f.14.2026.09.18.12.46.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 12:46:22 -0700 (PDT) From: Omer PALA To: Jonathan Cameron , David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Andy Shevchenko , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michal Simek , linux-iio@vger.kernel.org (open list:IIO SUBSYSTEM AND DRIVERS), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/ZYNQ ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Cc: linux-iio@vger.kernel.org (open list:IIO SUBSYSTEM AND DRIVERS), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/ZYNQ ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v4] dt-bindings: iio: adc: Add dt binding to xlnx,xadc Date: Fri, 18 Sep 2026 22:44:27 +0300 Message-ID: <20260918194434.9240-1-palaomer100@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260918185813.5070-1-palaomer100@gmail.com> References: <20260918185813.5070-1-palaomer100@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add yaml devicetree binding for xlnx,zynq-xadc-1.00.a, xlnx,axi-xadc-1.00.a and xlnx,system-management-wiz-1.3 from xilinx-xadc.txt file. Signed-off-by: Omer PALA --- Changes in v4: - Fixed validation bypass for default 'xlnx,external-mux' mode by using 'not: enum' logic in the allOf block. - Applied minimum/maximum constraints correctly to the 'reg' property under 'items'. .../bindings/iio/adc/xilinx-xadc.txt | 141 ------------- .../bindings/iio/adc/xlnx,xadc.yaml | 189 ++++++++++++++++++ 2 files changed, 189 insertions(+), 141 deletions(-) delete mode 100644 Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt create mode 100644 Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt b/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt deleted file mode 100644 index f42e18078..000000000 --- a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt +++ /dev/null @@ -1,141 +0,0 @@ -Xilinx XADC device driver - -This binding document describes the bindings for the Xilinx 7 Series XADC as well -as the UltraScale/UltraScale+ System Monitor. - -The Xilinx XADC is an ADC that can be found in the Series 7 FPGAs from Xilinx. -The XADC has a DRP interface for communication. Currently two different -frontends for the DRP interface exist. One that is only available on the ZYNQ -family as a hardmacro in the SoC portion of the ZYNQ. The other one is available -on all series 7 platforms and is a softmacro with a AXI interface. This binding -document describes the bindings for both of them since the bindings are very -similar. - -The Xilinx System Monitor is an ADC that is found in the UltraScale and -UltraScale+ FPGAs from Xilinx. The System Monitor provides a DRP interface for -communication. Xilinx provides a standard IP core that can be used to access the -System Monitor through an AXI interface in the FPGA fabric. This IP core is -called the Xilinx System Management Wizard. This document describes the bindings -for this IP. - -Required properties: - - compatible: Should be one of - * "xlnx,zynq-xadc-1.00.a": When using the ZYNQ device - configuration interface to interface to the XADC hardmacro. - * "xlnx,axi-xadc-1.00.a": When using the axi-xadc pcore to - interface to the XADC hardmacro. - * "xlnx,system-management-wiz-1.3": When using the - Xilinx System Management Wizard fabric IP core to access the - UltraScale and UltraScale+ System Monitor. - - reg: Address and length of the register set for the device - - interrupts: Interrupt for the XADC control interface. - - clocks: When using the ZYNQ this must be the ZYNQ PCAP clock, - when using the axi-xadc or the axi-system-management-wizard this must be - the clock that provides the clock to the AXI bus interface of the core. - -Optional properties: - - xlnx,external-mux: - * "none": No external multiplexer is used, this is the default - if the property is omitted. - * "single": External multiplexer mode is used with one - multiplexer. - * "dual": External multiplexer mode is used with two - multiplexers for simultaneous sampling. - - xlnx,external-mux-channel: Configures which pair of pins is used to - sample data in external mux mode. - Valid values for single external multiplexer mode are: - 0: VP/VN - 1: VAUXP[0]/VAUXN[0] - 2: VAUXP[1]/VAUXN[1] - ... - 16: VAUXP[15]/VAUXN[15] - Valid values for dual external multiplexer mode are: - 1: VAUXP[0]/VAUXN[0] - VAUXP[8]/VAUXN[8] - 2: VAUXP[1]/VAUXN[1] - VAUXP[9]/VAUXN[9] - ... - 8: VAUXP[7]/VAUXN[7] - VAUXP[15]/VAUXN[15] - - This property needs to be present if the device is configured for - external multiplexer mode (either single or dual). If the device is - not using external multiplexer mode the property is ignored. - - xnlx,channels: List of external channels that are connected to the ADC - Required properties: - * #address-cells: Should be 1. - * #size-cells: Should be 0. - - The child nodes of this node represent the external channels which are - connected to the ADC. If the property is no present no external - channels will be assumed to be connected. - - Each child node represents one channel and has the following - properties: - Required properties: - * reg: Pair of pins the channel is connected to. - 0: VP/VN - 1: VAUXP[0]/VAUXN[0] - 2: VAUXP[1]/VAUXN[1] - ... - 16: VAUXP[15]/VAUXN[15] - Note each channel number should only be used at most - once. - Optional properties: - * xlnx,bipolar: If set the channel is used in bipolar - mode. - - -Examples: - xadc@f8007100 { - compatible = "xlnx,zynq-xadc-1.00.a"; - reg = <0xf8007100 0x20>; - interrupts = <0 7 4>; - interrupt-parent = <&gic>; - clocks = <&pcap_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - }; - channel@1 { - reg = <1>; - }; - channel@8 { - reg = <8>; - }; - }; - }; - - xadc@43200000 { - compatible = "xlnx,axi-xadc-1.00.a"; - reg = <0x43200000 0x1000>; - interrupts = <0 53 4>; - interrupt-parent = <&gic>; - clocks = <&fpga1_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - xlnx,bipolar; - }; - }; - }; - - adc@80000000 { - compatible = "xlnx,system-management-wiz-1.3"; - reg = <0x80000000 0x1000>; - interrupts = <0 81 4>; - interrupt-parent = <&gic>; - clocks = <&fpga1_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - xlnx,bipolar; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml b/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml new file mode 100644 index 000000000..388511476 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml @@ -0,0 +1,189 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/xlnx,xadc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx XADC device driver + +maintainers: + - Omer PALA + +description: | + This binding document describes the bindings for the Xilinx 7 Series XADC as well + as the UltraScale/UltraScale+ System Monitor. + +properties: + compatible: + enum: + - xlnx,zynq-xadc-1.00.a + - xlnx,axi-xadc-1.00.a + - xlnx,system-management-wiz-1.3 + + reg: + description: Address and length of the register set for the device + maxItems: 1 + + interrupts: + description: Interrupt for the XADC control interface. + maxItems: 1 + + clocks: + maxItems: 1 + + xlnx,external-mux: + description: Selects the external mux mode. + enum: [none, single, dual] + default: none + + xlnx,external-mux-channel: + description: > + Configures which pair of pins is used to sample data in + external mux mode. + $ref: /schemas/types.yaml#/definitions/uint32 + + xlnx,channels: + type: object + description: List of external channels that are connected to the ADC. + properties: + "#address-cells": + const: 1 + "#size-cells": + const: 0 + required: + - "#address-cells" + - "#size-cells" + patternProperties: + "^channel@[0-9a-f]+$": + type: object + properties: + reg: + description: Pair of pins the channel is connected to + items: + - minimum: 0 + maximum: 16 + xlnx,bipolar: + description: If set the channel is used in bipolar mode. + $ref: /schemas/types.yaml#/definitions/flag + required: + - reg + additionalProperties: false + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +allOf: + - if: + not: + properties: + xlnx,external-mux: + enum: [single, dual] + then: + properties: + xlnx,external-mux-channel: false + + - if: + properties: + xlnx,external-mux: + const: single + required: + - xlnx,external-mux + then: + properties: + xlnx,external-mux-channel: + minimum: 0 + maximum: 16 + required: + - xlnx,external-mux-channel + + - if: + properties: + xlnx,external-mux: + const: dual + required: + - xlnx,external-mux + then: + properties: + xlnx,external-mux-channel: + minimum: 1 + maximum: 8 + required: + - xlnx,external-mux-channel + +examples: + - | + soc { + #address-cells = <1>; + #size-cells = <1>; + + xadc@f8007100 { + compatible = "xlnx,zynq-xadc-1.00.a"; + reg = <0xf8007100 0x20>; + interrupts = <0 7 4>; + interrupt-parent = <&gic>; + clocks = <&pcap_clk>; + + xlnx,external-mux = "single"; + xlnx,external-mux-channel = <0>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + + channel@0 { + reg = <0>; + }; + channel@1 { + reg = <1>; + }; + channel@8 { + reg = <8>; + }; + }; + }; + xadc@43200000 { + compatible = "xlnx,axi-xadc-1.00.a"; + reg = <0x43200000 0x1000>; + interrupts = <0 53 4>; + interrupt-parent = <&gic>; + clocks = <&fpga1_clk>; + + xlnx,external-mux = "single"; + xlnx,external-mux-channel = <0>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + channel@0 { + reg = <0>; + xlnx,bipolar; + }; + }; + }; + adc@80000000 { + compatible = "xlnx,system-management-wiz-1.3"; + reg = <0x80000000 0x1000>; + interrupts = <0 81 4>; + interrupt-parent = <&gic>; + clocks = <&fpga1_clk>; + + xlnx,external-mux = "single"; + xlnx,external-mux-channel = <0>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + channel@0 { + reg = <0>; + xlnx,bipolar; + }; + }; + }; + }; -- 2.55.0