From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>, Ulf Hansson <ulfh@kernel.org>,
Adrian Hunter <adrian.hunter@intel.com>,
Inochi Amaoto <inochiama@gmail.com>,
Chen Wang <chen.wang@linux.dev>,
Jisheng Zhang <jszhang@kernel.org>
Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org, sophgo@lists.linux.dev,
Philipp Zabel <p.zabel@pengutronix.de>,
Changhuang Liang <changhuang.liang@starfivetech.com>
Subject: [PATCH v1 1/2] dt-bindings: mmc: snps,dwcmshc-sdhci: Add starfive,jhb100-dwcmshc
Date: Sat, 19 Sep 2026 02:29:49 -0700 [thread overview]
Message-ID: <20260919092950.178617-2-changhuang.liang@starfivetech.com> (raw)
In-Reply-To: <20260919092950.178617-1-changhuang.liang@starfivetech.com>
Add compatible string "starfive,jhb100-dwcmshc" for the StarFive
JHB100 SoC.
The JHB100 controller uses three clocks (core, bus and cclk_tx) and a
single reset, so relax the common resets/reset-names minItems from 4
to 1 and add a dedicated conditional schema for the JHB100 compatible
that constrains the clocks, clock-names, resets, reset-names and the
required starfive,jhb100-per1-syscon property. The property describes
the phandle to the PER1 SYSCON and the offset of the register holding
the upper DMA address bits [35:32] of the eMMC DMA address, used to
extend the default 32-bit DMA capability to 36-bit.
Also rework the existing if/else blocks so that the JHB100 compatible
is excluded from the branch that requires the extra resets, while
keeping the same constraints for the other SoCs.
Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
---
.../bindings/mmc/snps,dwcmshc-sdhci.yaml | 74 ++++++++++++++++++-
1 file changed, 70 insertions(+), 4 deletions(-)
diff --git a/Documentation/devicetree/bindings/mmc/snps,dwcmshc-sdhci.yaml b/Documentation/devicetree/bindings/mmc/snps,dwcmshc-sdhci.yaml
index cd823a3ef213..b5cdcc6e8f38 100644
--- a/Documentation/devicetree/bindings/mmc/snps,dwcmshc-sdhci.yaml
+++ b/Documentation/devicetree/bindings/mmc/snps,dwcmshc-sdhci.yaml
@@ -32,6 +32,7 @@ properties:
- sophgo,cv1800b-dwcmshc
- sophgo,sg2002-dwcmshc
- sophgo,sg2042-dwcmshc
+ - starfive,jhb100-dwcmshc
- thead,th1520-dwcmshc
- eswin,eic7700-dwcmshc
@@ -53,11 +54,11 @@ properties:
maxItems: 1
resets:
- minItems: 4
+ minItems: 1
maxItems: 5
reset-names:
- minItems: 4
+ minItems: 1
maxItems: 5
canaan,usb-phy:
@@ -98,6 +99,22 @@ properties:
offset of the MSHCCS register used to configure clock
synchronisation for HS200 tuning.
+ starfive,jhb100-per1-syscon:
+ $ref: /schemas/types.yaml#/definitions/phandle-array
+ items:
+ - items:
+ - description: Phandle to StarFive JHB100 SoC Peripheral-1 syscon
+ register block.
+ - description: Offset of the register used to configure the
+ upper DMA address bits [35:32] of the eMMC DMA
+ address.
+ description:
+ Phandle to the StarFive JHB100 SoC Peripheral-1 syscon register
+ block, and the offset of the register that holds the upper DMA
+ address bits [35:32] of the eMMC DMA address. This is used to
+ extend the default 32-bit DMA capability of the CMSHC controller
+ up to 36-bit.
+
required:
- compatible
- reg
@@ -167,7 +184,16 @@ allOf:
- const: core
- const: bus
- const: timer
- else:
+
+ - if:
+ not:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - sophgo,sg2042-dwcmshc
+ - starfive,jhb100-dwcmshc
+ then:
properties:
clocks:
minItems: 1
@@ -205,7 +231,16 @@ allOf:
required:
- eswin,hsp-sp-csr
- eswin,drive-impedance-ohms
- else:
+
+ - if:
+ not:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - eswin,eic7700-dwcmshc
+ - starfive,jhb100-dwcmshc
+ then:
properties:
resets:
minItems: 5
@@ -228,6 +263,37 @@ allOf:
required:
- power-domains
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: starfive,jhb100-dwcmshc
+ then:
+ properties:
+ clocks:
+ items:
+ - description: core clock
+ - description: bus clock
+ - description: card transmit clock
+ clock-names:
+ items:
+ - const: core
+ - const: bus
+ - const: cclk_tx
+ resets:
+ maxItems: 1
+ reset-names:
+ items:
+ - const: core
+ starfive,jhb100-per1-syscon: true
+ required:
+ - resets
+ - reset-names
+ - starfive,jhb100-per1-syscon
+ else:
+ properties:
+ starfive,jhb100-per1-syscon: false
+
unevaluatedProperties: false
examples:
--
2.25.1
next prev parent reply other threads:[~2026-09-19 9:45 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-19 9:29 [PATCH v1 0/2] Add StarFive JHB100 DWCMSHC controller support Changhuang Liang
2026-09-19 9:29 ` Changhuang Liang [this message]
2026-09-19 9:29 ` [PATCH v1 2/2] mmc: sdhci-of-dwcmshc: Add support for StarFive JHB100 Changhuang Liang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260919092950.178617-2-changhuang.liang@starfivetech.com \
--to=changhuang.liang@starfivetech.com \
--cc=adrian.hunter@intel.com \
--cc=chen.wang@linux.dev \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=inochiama@gmail.com \
--cc=jszhang@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=sophgo@lists.linux.dev \
--cc=ulfh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®