From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 83DC8485933 for ; Fri, 2 Oct 2026 10:47:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790938080; cv=none; b=qIpy+ADn6hQA0YVcN9NHWSDbImYFzdH8skTmhjp1sQbrrdB6Ms1b7anfXrHiQFMLQ3JFNLw7Y2S0149xkkQPr7pd6Zz2V4LL8lFi6SI0WvpVFH/noWvUiERI1u1v9HdcOa5593FVVcMjhSMS9Ac2HgdoENwcrc57IF9zFxVwsS0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790938080; c=relaxed/simple; bh=j4Bs3hnA8BSZ3VQLE84UFAh7sza/5IZfI8xwIDhVRIY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YHReBlySlOlLFOs2YCXWilZt6E3fKAe5dhmAvhbKZXZHY5W6r9lLX1iwvnqYUMx9ShkMb3HvNYaJ+OJYaVXsZRdUFcQOBlbHz6kb5AzB4OqzcMCHlO4ECF3077Dv/uJFFF8S4D/B/8xkOPttwEN8QUQO2RQRMm96WTYWHQNukeA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Fz9IWWIb; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=NX59mAbv; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Fz9IWWIb"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="NX59mAbv" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6929nTMX344118 for ; Fri, 2 Oct 2026 10:47:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= FabfbMMb1AZ72evxr32ilHn9HxRsvfEwkS+N5T0xFvg=; b=Fz9IWWIbW8ApwBQR Yu/SwiNSYTjzbEu925oZWKtKVdPsMireFYn8TOVANd3g+ZEBgKaa4x3TWBTw2EtR ssbqO1RKXsrWr8dMlAq0ym30dvxO3ymbKqTrWW8ehw6N9CfZg3UUQ0QdkeWqs4bZ nH/ZzaTH0xYKH+Ayiejo/lNQXX9Viqr6rA5Bui8LYoAKuy5sIX1E7acKQ2Flpzx8 DmBpCWKiNRvBOw7wipp5Ay4KUc4S+7VrVy8yFt4NG7Nc6KMBmNthG6gIy9tgds2i g8qZToAAyruP2TIC06VCtm4Dg0tM/WUkMkuQjq4xT27KWPy+kTTYirGIsd5yVOms pjScbw== Received: from mail-dl1-f69.google.com (mail-dl1-f69.google.com [74.125.82.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4h1rvqc6pr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 02 Oct 2026 10:47:54 +0000 (GMT) Received: by mail-dl1-f69.google.com with SMTP id a92af1059eb24-146e698b8adso942098c88.0 for ; Fri, 02 Oct 2026 03:47:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1790938074; x=1791542874; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=FabfbMMb1AZ72evxr32ilHn9HxRsvfEwkS+N5T0xFvg=; b=NX59mAbv2LKLp2Uy6uj+ZwtFTgDo3N61CuFGZ+JPWJCVKFluZYNgCQpeK9deKAqCG2 EiQubLLx5SWZ4xqzZuzvw1PUi3VtnYi6fjqV61Gm4hSgz0c77H6l+R6czNVv9Tgv7gVL +9PyE0n+uAFfgcM3C/p6G/jbgUWHEnC6FelUlP6oYyaNvttTmclG3erRoEDS5LtBx1Ah nA2sCm3NYjoAIYpoQWGaZUFUW9BInoJJ6VIgOvamcx63QbNiWNyQ4IE1PWgeH2SjtG7m 0yPFn16FTHvUyuMsxF7V/5rBUOEuS3/uXl03F5HflC0Rolx2XTOKSr/SZXdYEObzKUrV iUow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790938074; x=1791542874; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=FabfbMMb1AZ72evxr32ilHn9HxRsvfEwkS+N5T0xFvg=; b=ehR3V5rF5KRxGQGDf39N/P1gUfrnStJXWbru44Ifef85mSKJnZWO4f5m3C0M9H/h4Q 86jUq7Q4YHTSCFyvAID/btioMn7gUu3+JIhzg/mHPtviOp737BtA2AEnKyS5aLWfcVPA qVc2pRC06Mv1IGo6vHYfk8vKz6HHQjViRvgAKsomPC3d0CnDeNOskocUSHVkpPELDHVD bjsDcEgCBZWE9BTykj8R9+2jmRPp/XeM/zSxXkouYVBHt4IE0JY4uoS0oGgaZpt/jfdM 5OUOlL1MbmVx74rAU3Hg9fISVEADdF7JsQiqKM9TUoBKXRKuj9wbhX/bS5g5ZjIDcJVg ipKQ== X-Forwarded-Encrypted: i=1; AKwUvBy3P2aNNnn5Xz7GcHh3waQxReVq0q0ZkZf4ADuskRfsLvyVesQ5VTFEbf+vQiMstyJXuiDQ3AYMGz9jTkk=@vger.kernel.org X-Gm-Message-State: AFuF++lfVdfzf3I0w3uCv32Kc2GyQJJjomPaUTdtvpV9WGgYtzC/Jo0o WA9ubJ9LayK8o1MDCW6rotRDSFddAu+LZu3Qk2Ej1Fmb0VYXdqh2zcoCxAu2DUE9bK01NN3l6ud g2N7pBexqcFAIpWtZU2A4Ai8DPAWJa/m+ha1dJSl29j7jSnw4Yrf89yk/PgfWku9l9S0= X-Gm-Gg: AYBFou2m7cPnSmtr9t3F0fEt8WC5pX1LoHm7asmeBJpFtYDeOmkvRbNaAvGZRuCBqKw J+G1Ldp5PN3rO+DMkPJColdOXxsVM2l21FwdyPRE/+i/i4XG7+xAtpXuLOJ7F5C5kEu4EOwFWub 61q3WrGs2LS+n9aQ90Ry/mhb9Vjm5Imhp/KQ3hGY3nJcOBBUK41as5AszCkrv3URqcm9l8adlY2 YwSLg674ZgCePSifluyPu24w8weX1hgPfPARksZnxQufoEBVdZtyB2fkai9NT5nHDRAhxDVfSnf 1a2vogtQEspUraC8IRbSC/iFxJDphRz5acvCwvkHgPON0xdCOYlV/nZXiK5C8pFmegieCslaEB1 PMfnKxhzV4jQ4pkBJuBrxFG6LluR/ X-Received: by 2002:a05:7022:5f05:b0:147:5261:ee2e with SMTP id a92af1059eb24-14f5c4e7dd0mr2580960c88.21.1790938073603; Fri, 02 Oct 2026 03:47:53 -0700 (PDT) X-Received: by 2002:a05:7022:5f05:b0:147:5261:ee2e with SMTP id a92af1059eb24-14f5c4e7dd0mr2580911c88.21.1790938073015; Fri, 02 Oct 2026 03:47:53 -0700 (PDT) Received: from hu-gkohli-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14f45fedd43sm10645191c88.4.2026.10.02.03.47.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 02 Oct 2026 03:47:52 -0700 (PDT) From: Gaurav Kohli Date: Fri, 02 Oct 2026 16:17:01 +0530 Subject: [PATCH 6/6] arm64: dts: qcom: hamoa: add thermal hw-bin support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20261002-thermal_bin-v1-6-5a29be7e8ec5@oss.qualcomm.com> References: <20261002-thermal_bin-v1-0-5a29be7e8ec5@oss.qualcomm.com> In-Reply-To: <20261002-thermal_bin-v1-0-5a29be7e8ec5@oss.qualcomm.com> To: "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet , Shuah Khan , Randy Dunlap , Amit Kucheria , Thara Gopinath , Bjorn Andersson , Konrad Dybcio , Abel Vesa Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-arm-msm@vger.kernel.org, Gaurav Kohli , Amit Kucheria X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1790938020; l=5474; i=gaurav.kohli@oss.qualcomm.com; s=20260302; h=from:subject:message-id; bh=hBHOH9hUzmE9sx8Bc9LFZcHM9fMwkr7GcgBcqYRsJ9U=; b=yTAMuPTitFFLtCEPtbLMhr9RlXIRbRCGP4/QyAK/xFtzIYPCQQYaQ1NPhB1mjrr+mQ/Z2OLlJ Hkf827x7FWrAGX9CIggAfYNVhWxYg8fJ1WqU0oljEZT21h4NoVdoDTh X-Developer-Key: i=gaurav.kohli@oss.qualcomm.com; a=ed25519; pk=IdNsqe8rWsF6dbpGHfwPEH9zM0nbOdRH72HxUT9qPak= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDAyMDA0MiBTYWx0ZWRfXzwX7ADUCNqM+ vq00gpGg1wZ6ooj8LV546C6E1cp0wMAfP1prR70yTu+/4bSbgs+vsODrJh1cEbnEkRJDxcKu/rq 9BtcePO7g5wsAeICw7m+Ul+obwQ3YjzThpSmlhESF9eiQU+rY6bX7xH0d7sFzw7kXHK1zwv2rY6 rKP/hoPacJm8R7WJwU6JEytqaGWPIu5BcNd+fT/+oBXVXZlRr9Q3+Uh5X01XTW3ueul1T1TOvJV YHJnnwAMgRY/RrkpNS432OkAS+t2+jnoQBJIalTCzvIUct7Z4WjpsudON0+4+5uGSx3q59KSjYU bWrxKc+jASAeZ+NOZYKtcHOn+YJgoJJUPlz2U1gkLenV8VjTYY6Jwv23Ylr+0ahtiugchwA5n8G 5SES7r70Si9iGSWpuEBYz5rSIuH6SPOKJlOnmwi327M+PNAwCy/Jv0AWMqoNHGtJAwuCya6DNko UySgQhzIppxN6VWr1dA== X-Authority-Analysis: v=2.4 cv=JIauIMKb c=1 sm=1 tr=0 ts=6abf8bda cx=c_pps a=kVLUcbK0zfr7ocalXnG1qA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=HHdy7Z-N7RtC6Qn240MA:9 a=QEXdDO2ut3YA:10 a=vr4QvYf-bLy2KjpDp97w:22 X-Proofpoint-GUID: _8ZObr3TK7dlW-iqAXJ74HT1udsZKR6P X-Proofpoint-ORIG-GUID: _8ZObr3TK7dlW-iqAXJ74HT1udsZKR6P X-Proofpoint-Spam-Info: AW1haW4tMjYxMDAyMDA0MiBTYWx0ZWRfXy+TR8GeP8fUd wHfLzTALtHl+LUtdUYO92Pyocok//px5qbjyrD2c1wBRru66ssxBvV4GiJh0k0nyMQBAggumH6y nlSYieDuWZL4ZmBr7GX7UnhAit3ihVE= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-10-02_03,2026-10-01_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 phishscore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2610020042 From: Amit Kucheria hamoa-based SoCs expose their manufacturing bin in a single i-temp bit of a qfprom fuse. Add the i-temp nvmem cell to the qfprom node and wire the tsens controllers to it so the tsens driver can feed the bin to the thermal core. Use that bin for the GPU passive trip points so industrial-temp parts keep the higher 105C threshold without a board-specific override. Signed-off-by: Amit Kucheria Co-developed-by: Gaurav Kohli Signed-off-by: Gaurav Kohli --- arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts | 66 ------------------------------ arch/arm64/boot/dts/qcom/hamoa.dtsi | 41 +++++++++++++++---- 2 files changed, 33 insertions(+), 74 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts b/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts index 776bded3a312..03d753a0ab74 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts @@ -1553,69 +1553,3 @@ &usb_mp_hsphy0 { &usb_mp_hsphy1 { phys = <&eusb6_repeater>; }; - -&thermal_zones { - gpuss-0-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-1-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-2-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-3-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-4-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-5-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-6-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; - - gpuss-7-thermal { - trips { - trip-point0 { - temperature = <105000>; - }; - }; - }; -}; diff --git a/arch/arm64/boot/dts/qcom/hamoa.dtsi b/arch/arm64/boot/dts/qcom/hamoa.dtsi index fcd88e5f5d7e..c81f4bbd5b90 100644 --- a/arch/arm64/boot/dts/qcom/hamoa.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa.dtsi @@ -2766,6 +2766,9 @@ tsens0: thermal-sensor@c271000 { interrupt-names = "uplow", "critical"; + nvmem-cells = <&i_temp>; + nvmem-cell-names = "i-temp"; + #qcom,sensors = <16>; #thermal-sensor-cells = <1>; @@ -2781,6 +2784,9 @@ tsens1: thermal-sensor@c272000 { interrupt-names = "uplow", "critical"; + nvmem-cells = <&i_temp>; + nvmem-cell-names = "i-temp"; + #qcom,sensors = <16>; #thermal-sensor-cells = <1>; @@ -2796,6 +2802,9 @@ tsens2: thermal-sensor@c273000 { interrupt-names = "uplow", "critical"; + nvmem-cells = <&i_temp>; + nvmem-cell-names = "i-temp"; + #qcom,sensors = <16>; #thermal-sensor-cells = <1>; @@ -2811,6 +2820,9 @@ tsens3: thermal-sensor@c274000 { interrupt-names = "uplow", "critical"; + nvmem-cells = <&i_temp>; + nvmem-cell-names = "i-temp"; + #qcom,sensors = <16>; #thermal-sensor-cells = <1>; @@ -8809,6 +8821,11 @@ gpu_speed_bin: gpu-speed-bin@119 { reg = <0x119 0x2>; bits = <7 8>; }; + i_temp: i-temp@180 { + reg = <0x180 0x4>; + /* bits = : 1 bit at offset 0 */ + bits = <0 1>; + }; }; pmu@24091000 { @@ -9669,7 +9686,8 @@ map0 { trips { gpuss0_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9696,7 +9714,8 @@ map0 { trips { gpuss1_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9723,7 +9742,8 @@ map0 { trips { gpuss2_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9750,7 +9770,8 @@ map0 { trips { gpuss3_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9777,7 +9798,8 @@ map0 { trips { gpuss4_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9804,7 +9826,8 @@ map0 { trips { gpuss5_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9831,7 +9854,8 @@ map0 { trips { gpuss6_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; @@ -9858,7 +9882,8 @@ map0 { trips { gpuss7_alert0: trip-point0 { - temperature = <95000>; + temperature-bin = <95000 105000>; + thermal-hw-bin = <0x1>, <0x2>; hysteresis = <1000>; type = "passive"; }; -- 2.34.1