From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0382F45560E for ; Sun, 4 Oct 2026 14:40:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791124853; cv=none; b=boXI1Azu1u4SCNv1vWPdZibE9gvpmW6p6h/Eqr33RtPhPjS+CBL6SsvnvfIF/4AEbl+85UDaBe7o3lqhANUACVIT/aQ+tW+P3nldWcwAcJou5usmgZy+0sUJEpLGOqVDH6Yoc6b8mh1PDpjZTxz5pBXxybqYzzVQAbWba7Z4+KA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791124853; c=relaxed/simple; bh=6L0A/1hwlgu3ZBemNtOVZ3kfBVIJlVHUD/x3pYd8d2k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kJjpTRcJfh8Xvp59cDol7oe158MydBdxit5Wp4O8MDmDxAv3rU5xLp8v5NIgpaQd/ukXFBX1gxaHXPw68HWvg0QScr4khNeCU76c+qiOtL50e3rhAXlxo2Apm3vF/boyV+T1WFX7m7WTSyyikrH2I+Mdz+0L3EXyeQZCNxxAlfI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.com; spf=pass smtp.mailfrom=gmail.com; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4998b5a63e2so10217995e9.1 for ; Sun, 04 Oct 2026 07:40:51 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791124850; x=1791729650; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Cr3LEhlSfFRZpLIfOzA7XjGagn89G0+3vtw0RCWpTl0=; b=VRroZ0zsrjM9Cm7BZxO6pc+ng3G8KdkFk9sDrwKtCZU6/5tyV0KDn6ZsVmatRlkvCc bC6nklAP9JPqcARrohqwISZwR0Te1eMGjMw4q+sXQ6NSG1O5IGa5N0BOOXADvT1i8nAt 4s+ug04VvrCr5FViKpz0HpehePoij5f4cHQlVLZWuNIpNerBXK93wOlAd0O+chVbtshM 56ISCFfJ03j84zV6AnZMKUFSlftM4FxUzyFw1XzGnihDMMiAL4mosnWP6gRpXSNLq2xW XU9MYApKcqbEpysAzUhTDbDd0QLX1Csx/Pu7I1nAhhg0d+jWEf/cbTMO//7fzY5Ft+nT yBMA== X-Forwarded-Encrypted: i=1; AKwUvBxNhvs+OQRTXn700H+blIliJECieOLP5CS4nQFY7Gfd0/t7GOOkgpA24iuZ09Tj0juOhcGpS1hx/b6wXhU=@vger.kernel.org X-Gm-Message-State: AFuF++mGw4MGQWZ5cO/susaL7sffT01wyWP+WVCI5zv7OHzfsnLAJpcQ kFfPkmpz/Sq6GiOkerkFu8olW9cqvYZ+zQLo+LXl4UAjBlHgcLlYs6qB X-Gm-Gg: AYBFou3i+iziOhKsg3KSLIpKmYWGODj/8+lqaOxq4qc/N0vhuQsQsJTyPSmZGsUgiod yNp+vEat+VHeGEcLcfcHHFR4SD+XbsXjTisC1s4FGw0uMSWEeKMcMb8HN/rYwFUiD9jatSliHof 9KlPnw/v9E/3RirokIdwTD3v2WGtwzF2goHdkcMD99NwBrNrxFTQV5E0j3SkXCgGl6E+IYKJVzd KMDhJgHXh2pzuirACgUhYAfcDSsxdib3AmlRV8q/QZUBvIRsocE3IzWinwrnkmTGIep16XYXw+a XAKh4R9fzLAnGt8jt+VVDEnC1w3kR2IAaHdOBksMa9bcDJFd/ErgUIpmPuneRXKfGlbU1+Ws83Y v9KtZy9Cba9zfzX4YogYuKo+IwzJMoB8sxmT6yFIkDCS7ZRisZx7yzuraSE4r8l5tf0Fk9HeelK FiMnq04RVZiqangDgkI4NsXmjkvhdXyG1fRVG+woVFXsnV8HtZCZzbgF7wrZ8LbtNbRz08fqbwx TXNc2uNaDrdRtSe88cL2O7sniqH9BX7NA== X-Received: by 2002:a05:600c:c091:b0:4a0:1f90:594b with SMTP id 5b1f17b1804b1-4a1680fd78fmr60092225e9.22.1791124850158; Sun, 04 Oct 2026 07:40:50 -0700 (PDT) Received: from threads.localdomain ([84.68.183.72]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4a027740a2fsm298907685e9.13.2026.10.04.07.40.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Oct 2026 07:40:49 -0700 (PDT) From: Lucas Tanure To: xianwei.zhao@amlogic.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RFC PATCH 2/6] dt-bindings: net: amlogic,meson-dwmac: add amlogic,t7-dwmac Date: Sun, 4 Oct 2026 15:40:42 +0100 Message-ID: <20261004144046.391444-3-tanure@linux.com> X-Mailer: git-send-email 2.56.0 In-Reply-To: <20261004144046.391444-1-tanure@linux.com> References: <20261004144046.391444-1-tanure@linux.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The T7 has the same ethernet glue as the G12A, but the controller reaches DRAM through a pipeline stage that the hardware design inserts in the bus path. That stage has a gate of its own, which no other member of the family has. Nothing else in Linux claims the gate, so it is switched off as unused and the port can then no longer complete a transfer. Describing it means a fourth clock, and the fourth clock of the existing list is the one driving the timing adjustment logic. The T7 applies the RGMII RX delay through PRG_ETH1 and never enables that logic, so it has no use for that clock. Give the T7 a list of its own with the pipeline gate as the fourth entry, under the same name the SD/eMMC controllers of this SoC already use for the equivalent stage on their own bus path. All four entries are required, since the port cannot move data without any of them. The RX delay range is the one the G12A has, since it is the same register field. The compatible pairs the T7 name with the 5.10a Synopsys core the MAC reports, and with the generic fallback. Assisted-by: LLM Signed-off-by: Lucas Tanure --- .../bindings/net/amlogic,meson-dwmac.yaml | 47 +++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml b/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml index 90ef79161ab1..96118b4d1560 100644 --- a/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml +++ b/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml @@ -23,6 +23,7 @@ select: - amlogic,meson-gxbb-dwmac - amlogic,meson-axg-dwmac - amlogic,meson-g12a-dwmac + - amlogic,t7-dwmac required: - compatible @@ -57,6 +58,47 @@ allOf: - const: clkin1 - const: timing-adjustment + # The T7 applies the RGMII RX delay through PRG_ETH1 and never enables the + # timing adjustment logic, so it has no timing-adjustment clock. What it does + # need is the gate of the pipeline stage the controller reaches DRAM through. + - if: + properties: + compatible: + contains: + const: amlogic,t7-dwmac + then: + properties: + clocks: + items: + - description: GMAC main clock + - description: First parent clock of the internal mux + - description: Second parent clock of the internal mux + - description: + clock of the pipeline stage inserted in the bus path between + the controller and the DRAM. Without it, the controller cannot + complete DMA transfers. + + clock-names: + items: + - const: stmmaceth + - const: clkin0 + - const: clkin1 + - const: pipeline + + # Delay definitions for Meson8b and newer (including T7) + - if: + properties: + compatible: + contains: + enum: + - amlogic,meson8b-dwmac + - amlogic,meson8m2-dwmac + - amlogic,meson-gxbb-dwmac + - amlogic,meson-axg-dwmac + - amlogic,meson-g12a-dwmac + - amlogic,t7-dwmac + then: + properties: amlogic,tx-delay-ns: enum: [0, 2, 4, 6] default: 2 @@ -106,6 +148,7 @@ allOf: contains: enum: - amlogic,meson-g12a-dwmac + - amlogic,t7-dwmac then: properties: rx-internal-delay-ps: @@ -143,6 +186,10 @@ properties: - amlogic,meson6-dwmac - amlogic,meson8m2-dwmac - const: snps,dwmac + - items: + - const: amlogic,t7-dwmac + - const: snps,dwmac-5.10a + - const: snps,dwmac reg: items: -- 2.56.0