From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qk2-f40.google.com (mail-qk2-f40.google.com [74.125.230.232]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3393336A367 for ; Mon, 5 Oct 2026 23:09:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.230.232 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791241776; cv=none; b=LIojaRcx/kEKmFKQkwrNgVBstg7Fr3mqHa1/v9tVwm4YQlMco/AEWyxZEY4pHQFZYa4prsM0G7aOH53XjpZuOaiEiSGrEPPEH1W2nYG0soM+1cjlap91virjHA//J6/+7M575WmlPAl2JzBY55/RIz1Pt7svttr3fgNZrMNIzxk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791241776; c=relaxed/simple; bh=LsfYzyQMlY3KUZE7nNld+sgYJH83jdPT7t/VFrodmFM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OizSI3t9zy7AAxh3+ylTf2w+BQ+lJOalXh4veVzI2t8BPv8MpMWRfarayo12rEEKC8hTundq1LVjuoPQvMzWLIH6T9AQLN7Z7LBCqmSMAXvG9bMgGQsXYpcHlaRPygMvzJKPX51Seee7FHUcyjHX4cfughJd5EVRWzzMa4D3b5A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=ZqDNeGIT; arc=none smtp.client-ip=74.125.230.232 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="ZqDNeGIT" Received: by mail-qk2-f40.google.com with SMTP id d75a77b69052e-53396950528so24462541cf.1 for ; Mon, 05 Oct 2026 16:09:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1791241773; x=1791846573; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=nnECxew7J4Xp6tWZ1eSlOBhzTTpVtZroz73WdaNvDzc=; b=ZqDNeGITc5jSFPJn7sxzxSb0FVBPG2BK2dxJGpvxR5XroEhA1TSpLxPbP0VdImT86D OF05QJYkC3eVeY63bCWZQbzhoqFQ0GWfKQY0h9/elPV4bbI90SrWIPQof6TJ5/KvLZGz ZjqSom42i1kh3oDwd/38MbFlPJgJnSpzj4jI/uY0V/PPJS8kRHV+0X3Zfb8cQRIbBEkC MtAExhuixzsqAiKFaEV+Cib8asCGdqYeTQY2gJ9LFGOd2Puc8Ch31v8o8Sfhpadf4RXu sBWWcb9YPpuUwBqHb1AEABJEgx7IjR6wM4sQPWreZ2W+oF7o+TUxZdawZQpoWnEx4idT O6dA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791241773; x=1791846573; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=nnECxew7J4Xp6tWZ1eSlOBhzTTpVtZroz73WdaNvDzc=; b=q8CNEw/AkeJ/UWZeSOqblgkoddItrPJCrHhR2/DfBkJEohT1RpTZxqPQBSZV6SUs9I RedBmxXW35YHtMEc75D9pFjpj3Cw4qAq9VB9ERJkW285zOdO5rlwR2ry98/K/xXBmbZn L3kNG5pVxyexDQdQF+uBNWwrecKS2I0O2aNV9WnxSuG/ocRKUmk3MtJIrZdHdGEtnZYe rEztmfT4XLHFLE8Lr6gJ32OK7SV8mUMsFs8U5R/AdPMZonoxKNPKC3Jip1NpOLieZxH7 2rFbsSDUcHYjr8E7VJBmAXKkPfUXOz0BZHsA3Fr49DkmvvVngVJnqLU1H9d04VBtDK1B S7Iw== X-Forwarded-Encrypted: i=1; AKwUvBz98FuKfkOxMfYvLUm/NgKZvmBl6+9HSVPhP43QX7V5XBtPoBL82jY0tRl/wGQ3JOhPXv4il1tsuxCtSX0=@vger.kernel.org X-Gm-Message-State: AFuF++kSFbl3/318TbHlHELUFwDUhLMmW0IXzDS3drurcQK1n4euduYv P/8zcMM+tgOFjKDEnDcLdGIkwyX11R2YdKb/9kfPsfN8Hi1Oh6ZDsKrThtOd61bc05c= X-Gm-Gg: AYBFou0XJ0uXWShV55HDCtjW/BDLmsqjTVnZDr1MKsf0SqbaQjpn3+CLHJIhUKgG+Vp LTr7dnl1ee5m6QFlk1X0M9zRVCE71gGuu5jV0SGpUCTe5G7KZdDN5gcfRweOKYWvkwwlEwdbqLj VM/ot1UNiy69dvmI++o9ehvkWKIVyB5MXIOjoYYD5wynW6A20PF59/nwMnUpJpcO/cpzC4w1KqB 2L7jJbCWCErnAyDiwd79JSCWetah/RZuzVeioaaQ0BFnqOj/YvtN5gyQsO5q0Jlqao4PBZ3FiCE HzNkMW8W55GwlRrq+QDWFhqNMqF3AJLQyouht3rHBLGHkER3MCsVFVczwwxtB2t4F8R7ExKWhYO 3vKzefNoH7Ubb2LCf6j32743DTSTb+v2eCEUmetfM6gQ83L8OWXZqkyCFEcOTjque3Q3y7oa6C5 w3nhLeDCUn1mFxHJQZTv/B68RcjEHSxHUpDP68F6EtjjuF4Swz3QgTL9bsxY3eH8DKc7TU3VV1c yFj X-Received: by 2002:ac8:5946:0:b0:530:b2e4:d5a0 with SMTP id d75a77b69052e-533d96ed32cmr214089701cf.59.1791241772999; Mon, 05 Oct 2026 16:09:32 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-919442ce1c4sm89892116d6.3.2026.10.05.16.09.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Oct 2026 16:09:32 -0700 (PDT) From: Alex Elder To: sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: abelvesa@kernel.org, kees@kernel.org, gustavoars@kernel.org, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, danielt@kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-hardening@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Thompson Subject: [PATCH v2 1/3] dt-bindings: clock: introduce toshiba,tc9564-clock.yaml Date: Mon, 5 Oct 2026 18:09:24 -0500 Message-ID: <20261005230927.2000398-2-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261005230927.2000398-1-elder@riscstar.com> References: <20261005230927.2000398-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Define the binding for the clock controller functionality present in the Toshiba TC9564 SoC. Co-developed-by: Daniel Thompson Signed-off-by: Daniel Thompson Signed-off-by: Alex Elder --- v2: - Only define clock information, not reset information - Reworded description to avoid talking about software - Clock IDs are now consecutive (no more commented-out values) .../bindings/clock/toshiba,tc9564-clock.yaml | 54 +++++++++++++++++++ MAINTAINERS | 7 +++ include/dt-bindings/clock/toshiba,tc9564.h | 34 ++++++++++++ 3 files changed, 95 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tc9564-clock.yaml create mode 100644 include/dt-bindings/clock/toshiba,tc9564.h diff --git a/Documentation/devicetree/bindings/clock/toshiba,tc9564-clock.yaml b/Documentation/devicetree/bindings/clock/toshiba,tc9564-clock.yaml new file mode 100644 index 0000000000000..329b8f002cf2d --- /dev/null +++ b/Documentation/devicetree/bindings/clock/toshiba,tc9564-clock.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/toshiba,tc9564-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Toshiba TC9564 Clock Controller + +maintainers: + - Alex Elder + - Daniel Thompson + +description: + The Toshiba TC9564 is an SoC accessed by a host system through the + upstream PCIe port on the PCIe switch it implements. The switch + includes an embedded PCIe endpoint that provides access to various + SoC peripherals (including a clock controller) via its BARs. + + A total of 21 clocks are implemented, though two of these are not + controllable. Access to the clock controller relies on PCIe being + functional, so the PCIe clock is assumed to be always on. Similarly, + the PCIe controller relies on I2C, so the I2C clock is also assumed + to be always on. + + Clock ids are defined in . + +properties: + compatible: + const: toshiba,tc9564-clock + + toshiba,config-syscon: + $ref: /schemas/types.yaml#/definitions/phandle + description: + Phandle for the configuration space system controller. + + "#clock-cells": + const: 1 + +required: + - compatible + - toshiba,config-syscon + - "#clock-cells" + +unevaluatedProperties: false + +examples: + - | + #include + + clock { + compatible = "toshiba,tc9564-clock"; + toshiba,config-syscon = <&tc9564_config_syscon0>; + #clock-cells = <1>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index ff3bfd42d3f3a..860cf437574cf 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -28128,6 +28128,13 @@ F: Documentation/devicetree/bindings/media/i2c/toshiba,tc358743.yaml F: drivers/media/i2c/tc358743* F: include/media/i2c/tc358743.h +TOSHIBA TC9564 CLOCK DRIVER +M: Alex Elder +M: Daniel Thompson +S: Maintained +F: Documentation/devicetree/bindings/clock/toshiba,tc9564-clock.yaml +F: include/dt-bindings/clock/toshiba,tc9564.h + TOSHIBA TC9564 PCI DRIVER M: Alex Elder M: Daniel Thompson diff --git a/include/dt-bindings/clock/toshiba,tc9564.h b/include/dt-bindings/clock/toshiba,tc9564.h new file mode 100644 index 0000000000000..2106e4199ed45 --- /dev/null +++ b/include/dt-bindings/clock/toshiba,tc9564.h @@ -0,0 +1,34 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +/* + * Copyright (C) 2026 by RISCstar Solutions Corporation. All rights reserved. + */ + +#ifndef __CLOCK_TOSHIBA_TC9564_H__ +#define __CLOCK_TOSHIBA_TC9564_H__ + +/* Clock IDs */ + +#define CLOCK_MCU 0 +#define CLOCK_INTC 1 +#define CLOCK_SRAM 2 +#define CLOCK_UART 3 +#define CLOCK_MSIGEN 4 +#define CLOCK_PLL 5 +#define CLOCK_SGMII 6 +#define CLOCK_REFCLKO 7 + +#define CLOCK_MAC0_TX 8 +#define CLOCK_MAC0_RX 9 +#define CLOCK_MAC0_125M 10 +#define CLOCK_MAC0_312_5M 11 +#define CLOCK_MAC0_ALL 12 + +#define CLOCK_MAC1_TX 13 +#define CLOCK_MAC1_RX 14 +#define CLOCK_MAC1_RMII 15 +#define CLOCK_MAC1_125M 16 +#define CLOCK_MAC1_312_5M 17 +#define CLOCK_MAC1_ALL 18 + +#endif /* __CLOCK_TOSHIBA_TC9564_H__*/ -- 2.53.0