From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qv1-f42.google.com (mail-qv1-f42.google.com [209.85.219.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7CC249D592 for ; Mon, 12 Oct 2026 15:24:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791818661; cv=none; b=YFyaFVzqhmrAPPuooEBwKGdL9qFoKKFr50GG7IDF+i1Q4GEpUH4TNQsRCwjDI3v2/fel9iRobs18bKvNPepKR7UpK8SywCky8I/8yTjTqLJttNnL6drc30TOSVkC2jmIf7r8Sw5KWVvxPcr8ac/QvWco2OAWRQD/1OXR4qrHJeg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791818661; c=relaxed/simple; bh=qI6zOkmEFj0l4I/SpYfq48uXMOvLdQ7LLkhW1No9yZU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rYISScOlxCRAvl4AR0vqkhtiV2Ez5r96J9Yh+juIqR8SiRu5Z0ww2hTeHwfvuNA0oYGfAoz+X1TDVQwGFcrSGPFrPUggz24iZwTN+21llMfU4uMo0+VqPBDT1pE4wCyfqCNRO8ZBCDkHzCto3gL5IpVVC4uUxxE1DndOL8kzDAk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=BS5ueC1l; arc=none smtp.client-ip=209.85.219.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="BS5ueC1l" Received: by mail-qv1-f42.google.com with SMTP id 6a1803df08f44-91b52ba422cso24781856d6.2 for ; Mon, 12 Oct 2026 08:24:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1791818659; x=1792423459; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=aHcOzpbWMU93Qrfa/l0Dgji3h4y5PhgvosY4FQWcj7c=; b=BS5ueC1l5w6AwWCwFJL/RYxM6sFt9cp4CA/XOr/rf2EfFYlYckGtgQWsqJljaOdxmU kCgDCnRKJ+4OZBfH8g/JougUcpjDzCwsD52mCWEOsFYZNBHtGtKriI3PM+8BOQrot7ov dlUY9La/9kL4D3FMD/mQqqGq+zBZfhLyVhQAQZD5abumf74nK6jXTLNwWyx8IT3LvyRt 7dsnsymurNBzD3k+h9jc9fEyzwVc5PL42fzlXCUaqykZ5YbsljI3WsIZJi8Pdo6CQnL6 Hi41XffQQMoK4qR5ShKx82oWvEVuaKcaV1FrG4gRoPouZUi+sIcDQbXKyEksmPdpLGb2 OvDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791818659; x=1792423459; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=aHcOzpbWMU93Qrfa/l0Dgji3h4y5PhgvosY4FQWcj7c=; b=jYoaFTt9nw/ozIuTr9SPEVJIyjDJK+F4eJCilsEbNwJSwpwI6EUnVT0R1ujMABO0ws qt2DSdvegdtjfuagURoXyRCGGAcdZ703ikIz7ZrBUxIWkCvsSIsoQLZ2Z7s/uPGTQnKN 5pk1qmq475mGhLl2KFc1mCSyh5T9kHz8EELXILx0JqcBTPwTXFYcSPgtuSWoPxn31ghP bKhX3dEDgEp6WbsTkALFWvN6o6QpenufMPdnZixJUVDcZk1zFKtsT4IYON1qwl/rsI9L hLr8NqXss4OIJuGIoiLE/PVtBTqUYOit+vmx0ORqrzWnV5RMJMTvGY8f4qp9CIB7RCe8 hvWw== X-Forwarded-Encrypted: i=1; AKwUvByyjwDhANaL/VBBpgvJSubntXiR1sxJEvSrrqI5zUF42HIoZN7lSQ24IlZv7RCdQh9hJn+Yt5//iS/8XgU=@vger.kernel.org X-Gm-Message-State: AFq9FYK/T3E0QbbUlTMkg0IosEX/19Qqec/EWZammbt6ecYXDvapoPy6 WcHFX3b2IpbshDomwRqDU9bbssarUpgFKpJGZcldT4LgB3o6XQsQxREtzYhdvgyqYsc= X-Gm-Gg: AYBFou0CydyLfHy5hTsMOFzpc98lYq5p35lueOg4ogkQoGdDm2wChOzLTPBzskaaTDo oAcy0nXJZThdl6RPKO5yWL2f4U3DJ23d1BylUieszvOdsg1m0SNXCrv+Cu0CtabcI/CdQLu0PCu dqgr3MNUSWuFa0DiwjRzsmhceJAVymJ8GsLdx6XYsSwi3PwrF6mOVg3mIZvQW+JMJ4pg0ElCQFb YXK3AZwqEIc7ixqTRP28vMp8GemDr4gaA2s5wOIvpRSOyHLkoycGP8qSTDMA0Qm/6lmug3F2FzP bm0w9NhHJhj1WzqMGgX3QQ8ny9aEQh6gajsZ/DPkb5AHhr98yRD338lk6ATFJI2bx3sJ8mVIl5p sOutaCeD8ZiXN1jMcdWdLi8XSjWKhjmk/wMwloqgvH9xfCklVzPdCLec6H8D2xBYeX+Xmeb5rLv ua047hL9ntVd5txU318uM0r7NQCpkVGASs3nb8cQP8FuQ+3yo54TvufYQ+LJqhWRggYHNu2DB71 W8= X-Received: by 2002:a05:6214:21af:b0:91b:8d9b:74f6 with SMTP id 6a1803df08f44-91b8d9b7649mr26732666d6.33.1791818658642; Mon, 12 Oct 2026 08:24:18 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-91b97178de2sm659086d6.0.2026.10.12.08.24.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Oct 2026 08:24:18 -0700 (PDT) From: Alex Elder To: sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: abelvesa@kernel.org, kees@kernel.org, gustavoars@kernel.org, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, danielt@kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-hardening@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Thompson Subject: [PATCH v3 4/4] arm64: dts: qcom: qcs6490-rb3gen2: add the clock controller Date: Mon, 12 Oct 2026 10:24:07 -0500 Message-ID: <20261012152408.3729237-5-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261012152408.3729237-1-elder@riscstar.com> References: <20261012152408.3729237-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The clock controller within the TC9564 SoC is accessed via a PCI endpoint bus through BAR 4 of the first embedded PCIe function. A syscon node is created to provide access to a range of memory that is used by the clock controller and shared with other devices. Co-developed-by: Daniel Thompson Signed-off-by: Daniel Thompson Signed-off-by: Alex Elder --- v3: - What was formerly described as a "clock" node is now "clock-controller" - Label for the 25 MHz input clock is added (new in this version) - The clock-controller node is now a sub-device of the config syscon - The config syscon is now (also) compatible with "simple-mfd" - The clock-controller DTS node no longer defines a toshiba,config-syscon property, and the config syscon no longer requires a label - The clock-controller now requires a (parent) clock property, which refers to the new 25 MHz clock arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 18 ++++++++++++++++-- 1 file changed, 16 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts index b8d290eed2f38..e7601daf1bc5a 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -9,6 +9,7 @@ #define PM7250B_SID 8 #define PM7250B_SID1 9 +#include #include #include #include @@ -891,7 +892,7 @@ pcie@0,0 { pinctrl-0 = <&tc9563_resx_n>; pinctrl-names = "default"; - clock-25000000 { + tc9564_xo_board: clock-25000000 { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <25000000>; @@ -967,7 +968,7 @@ dev@0,0 { #size-cells = <2>; ranges; /* This will be updated dynamically */ - pci-ep-bus@4 { + pcie_s1b5d0f0_bar4_bus: pci-ep-bus@4 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; @@ -995,6 +996,19 @@ pci-ep-bus@4 { }; }; +&pcie_s1b5d0f0_bar4_bus { + syscon@0 { + compatible = "syscon", "simple-mfd"; + reg = <0x0 0x2000>; + + tc9564_clock0: clock-controller { + compatible = "toshiba,tc9564-clock"; + clocks = <&tc9564_xo_board>; + #clock-cells = <1>; + }; + }; +}; + &pm7325_gpios { kypd_vol_up_n: kypd-vol-up-n-state { pins = "gpio6"; -- 2.53.0