From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BAEEE484231 for ; Wed, 14 Oct 2026 07:18:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791962299; cv=none; b=BTOD7tHX1Y5+7ZQk3xwOJS6sJZ7m1E6tRoJU1SbG13JJhB5QIPRNC3zfbAmTG6umKshP5hd4l+m3egYKwk8SZVA0jwUMpPD7r/jjnEH4sKa+kwXv6GO1ancvbS/sOiSrSuZpk4pWpo1iPnNCZ15E5JlfC1s5iCSFHjrByzotrGI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791962299; c=relaxed/simple; bh=Bk5xShES1kaomoJ+nPb/gyWLEGb+IrENrZnm6dF0hDw=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZlPKIfHR+G1N+WvzqbcnvYbh1sFMms7iQmrRVvCB5LOtO54InNMnZMYruVWgK5urZlRsNgVA+AQx51Ew492Yp5Qy0fiB+CgJ+IJO8rARbBjcoV+fUv4yps+EIaIVRbPpDxwuGeTmzjLyIZYDTU1IF4nI1FuV05BfX9ydoV/55x8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AJmNJY0d; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AJmNJY0d" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-49ff680331aso6303105e9.3 for ; Wed, 14 Oct 2026 00:18:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1791962296; x=1792567096; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=AkOBHEcCTf9OU+UBBL5N7jsT1bYfXZfP7rniTkyuak0=; b=AJmNJY0daSYfWRTPJRxb7cHaRFgHn9R2KOisJYqCy8qpgUyfpxdl4psxMaE38l8ZL6 V+nidB0U30PamDgkuPS97hiK6h+y/I06lWcc7mD1KdPTOIPNHehs7B++AjNItMbij8qF mltqusaq+NSd6VObolCN22S2rUlHW01C2jpqCrEhTDMN08z+ER6ku8y7L7aRl1XOk5mM pVpjqv7sLhiPgirGSwrIsRdKTIP61PieLTaP32l8moPgM4TmKfkWf6IpdgD7reGeGCJV EBOBH8VXGavD1XEaBORr2Agm985BL/cIBTFpPil/K2FEKTBgg19ee38ddyDpTe1vOAo3 KC2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791962296; x=1792567096; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=AkOBHEcCTf9OU+UBBL5N7jsT1bYfXZfP7rniTkyuak0=; b=jjD9ahozfQWq4wUeLuUQKIgo8EnDDBW/6FFZuCL6GqXEEGadykromXBQFtnKWUNMnt Xa/S5EhkMvhCrWgqwx7Je+9IUOw+XXh0ewYS8pM6x5Cs3xXW2t7BhEgiSRqJ8iQxZO19 RZ8Fd52Mh8Zdh3S0YiJGjVDkSI40X0gGHbLiTqQnrn5fQIV3ZK2FzGogey6OQOzqF4X6 UcJuSZQP75AsJbJ2s0A+MeO4x0TXnmrRK0yulABTpeDGaHWrrxzkwG1BMKESprvoG1kU Yci1TeBYUAF9S/gxupentaXmOIjKhbJmkiUlvEdzTFExjPhQlne02Fy4kfWSM/AK7MvS lzqw== X-Forwarded-Encrypted: i=1; AKwUvBzGs/nGlahxpy2wss4RZmjwuhv8mKIqSnRmwpIorcXhgoqUEWT+72UZzffJF4H/d96+wcmiJYZy4zWHWLA=@vger.kernel.org X-Gm-Message-State: AFq9FYLCB+Y5BVd4basz0TSd4zksNgn4ErSG0qvffDxTOhxd20jWfBfC R377Re33bCdlWX9b/aM6zNDNiOB8G9rjHRm0VU58PgRqoBmTTaFLUTEa X-Gm-Gg: AYBFou298bO439u31TDYTaEK4QOVvcmVN4k7ptV+ynbwEHRsv0hzc5WOjQJ+dc0EPFd q9yMaLW+tb//e09XKB6wkOn8zaz4L0jegr79Gfz/JPoT1FiEsqpr5/pBdMZTZqUrejGMHOBjyVB ofpwVN0FMdm0bf6jsS0h9OjcJwFsGn0a1D3/cEuAjaWXCSl9VIaCyWzs1IMAy2tqXaP9rmv4NMC YbE8kuQTtIhlX+7FmmV6IJyMEcEXQSSLiPkMIP8Z9tPoMXeRPW8ndTV9SNTbkdP03v6AJ1KS0Oo FO2elyqxhkbTSXVBepc+RxrzN5agOfvRPQKPcOpvsFxcAh9SGbwSti85TztCpcVR+EutQYxNMof wRDP9STP0TpLIuJo1c0UoZTJyqECO4bEEAm+r48BYsPAzhPwqVtGOoa9EyCJFht4XwAziUeR48k Vc4zjiVcyQWIu0Ib4j65Cbix3S/l7qsE+wQiKXusgOGQMj697LHQfzrrd0yT0pdU/l1J4vv6GS8 p4UES5ctNupDBulVchXtcZEbbCDFjpuIRh0fN+r7HzRtBalwe55KJy3y0NDWtzxw/7QgrMfN8hh mA7VMlFu2KB4iIyWyvgbcg== X-Received: by 2002:a05:600c:4fd5:b0:4a0:5b:7bc0 with SMTP id 5b1f17b1804b1-4a18e49a7e3mr304316745e9.21.1791962295788; Wed, 14 Oct 2026 00:18:15 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-95-235-252-189.retail.telecomitalia.it. [95.235.252.189]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4a1b35d64e4sm18756285e9.0.2026.10.14.00.18.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Oct 2026 00:18:15 -0700 (PDT) From: Christian Marangi To: Andrew Lunn , Heiner Kallweit , Russell King , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Christian Marangi , Daniel Golle , Qingfang Deng , SkyLake Huang , Matthias Brugger , AngeloGioacchino Del Regno , Ahmed Naseef , Joris Vaisvila , linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Subject: [PATCH net-next v3 6/6] net: phy: mediatek: add calibration logic for AN7583 Date: Wed, 14 Oct 2026 09:17:37 +0200 Message-ID: <20261014071739.216345-7-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20261014071739.216345-1-ansuelsmth@gmail.com> References: <20261014071739.216345-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Similar to Airoha AN7581 Switch PHY also the Airoha AN7583 SoC requires dedicated calibration and tuneup to make EEE correctly work. Airoha AN7583 differ from AN7581 by having a dedicated table for calibration and additional EEE logic tuneup. Signed-off-by: Christian Marangi --- drivers/net/phy/mediatek/airoha-ge-soc.c | 226 ++++++++++++++++++++++- drivers/net/phy/mediatek/mtk.h | 1 + 2 files changed, 224 insertions(+), 3 deletions(-) diff --git a/drivers/net/phy/mediatek/airoha-ge-soc.c b/drivers/net/phy/mediatek/airoha-ge-soc.c index 6c8557ac1349..1d88f66e4773 100644 --- a/drivers/net/phy/mediatek/airoha-ge-soc.c +++ b/drivers/net/phy/mediatek/airoha-ge-soc.c @@ -159,6 +159,106 @@ static u8 an7581_zcal_to_r45ohm[64] = { 52, 50, 48, 46, 44, 42, 40, 39, 36, 35, 32, 32, 30, 28, 27, 25 }; +/* + * 2 chip revision + * TXMR or discrete + * 2 MDI type + * TX AMP test/TX AMP 1G/TX AMP 100M/TX AMP 10M/R50 + * 4 PHY + */ +static int an7583_tx_amp_compensation_tbl[TRANSFORMER_TYPE_MAX][MDI_TYPE_MAX][CALIB_CONST_TYPE_MAX][4] = { + [DISCRETE] = { + [MDI_0R] = { + [TX_AMP_TEST_A] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_B] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_C] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_D] = { -3, -3, -3, -3 }, + [TX_AMP_1G_A] = { 0, 0, 0, 0 }, + [TX_AMP_1G_B] = { 0, 0, 0, 0 }, + [TX_AMP_1G_C] = { 0, 0, 0, 0 }, + [TX_AMP_1G_D] = { 0, 0, 0, 0 }, + [TX_AMP_100M_A] = { 4, 4, 4, 4 }, + [TX_AMP_100M_B] = { 4, 4, 4, 4 }, + [TX_AMP_10M_A] = { 0, 0, 0, 0 }, + [TX_AMP_10M_B] = { 0, 0, 0, 0 }, + [R50_A] = { 4, 4, 4, 4 }, + [R50_B] = { 4, 4, 4, 4 }, + [R50_C] = { 6, 6, 6, 6 }, + [R50_D] = { 4, 4, 4, 4 }, + }, + [MDI_5R] = { + [TX_AMP_TEST_A] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_B] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_C] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_D] = { -3, -3, -3, -3 }, + [TX_AMP_1G_A] = { 0, 0, 0, 0 }, + [TX_AMP_1G_B] = { 0, 0, 0, 0 }, + [TX_AMP_1G_C] = { 0, 0, 0, 0 }, + [TX_AMP_1G_D] = { 0, 0, 0, 0 }, + [TX_AMP_100M_A] = { 4, 4, 4, 4 }, + [TX_AMP_100M_B] = { 4, 4, 4, 4 }, + [TX_AMP_10M_A] = { 0, 0, 0, 0 }, + [TX_AMP_10M_B] = { 0, 0, 0, 0 }, + [R50_A] = { 0, 0, 0, 0 }, + [R50_B] = { 0, 0, 0, 0 }, + [R50_C] = { 0, 0, 0, 0 }, + [R50_D] = { 0, 0, 0, 0 }, + }, + }, + [TXMR] = { + [MDI_0R] = { + [TX_AMP_TEST_A] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_B] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_C] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_D] = { -3, -3, -3, -3 }, + [TX_AMP_1G_A] = { 0, 0, 0, 0 }, + [TX_AMP_1G_B] = { 0, 0, 0, 0 }, + [TX_AMP_1G_C] = { 0, 0, 0, 0 }, + [TX_AMP_1G_D] = { 0, 0, 0, 0 }, + [TX_AMP_100M_A] = { 4, 4, 4, 4 }, + [TX_AMP_100M_B] = { 4, 4, 4, 4 }, + [TX_AMP_10M_A] = { 0, 0, 0, 0 }, + [TX_AMP_10M_B] = { 0, 0, 0, 0 }, + [R50_A] = { 4, 4, 0, 0 }, + [R50_B] = { 4, 4, 0, 0 }, + [R50_C] = { 5, 5, 3, 4 }, + [R50_D] = { 4, 4, 4, 0 }, + }, + [MDI_5R] = { + [TX_AMP_TEST_A] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_B] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_C] = { -3, -3, -3, -3 }, + [TX_AMP_TEST_D] = { -3, -3, -3, -3 }, + [TX_AMP_1G_A] = { 0, 0, 0, 0 }, + [TX_AMP_1G_B] = { 0, 0, 0, 0 }, + [TX_AMP_1G_C] = { 0, 0, 0, 0 }, + [TX_AMP_1G_D] = { 0, 0, 0, 0 }, + [TX_AMP_100M_A] = { 4, 4, 4, 4 }, + [TX_AMP_100M_B] = { 4, 4, 4, 4 }, + [TX_AMP_10M_A] = { 0, 0, 0, 0 }, + [TX_AMP_10M_B] = { 0, 0, 0, 0 }, + [R50_A] = { -4, -4, -4, -4 }, + [R50_B] = { -4, -4, -4, -4 }, + [R50_C] = { -2, -2, -2, -2 }, + [R50_D] = { -3, -3, -2, -2 }, + }, + }, +}; + +static u8 an7583_zcal_to_r50ohm_0R[64] = { + 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, + 127, 127, 127, 122, 118, 114, 110, 106, 102, 98, 96, 92, 88, 85, 82, 80, + 76, 72, 70, 68, 64, 62, 60, 57, 55, 52, 50, 48, 46, 44, 41, 40, + 38, 36, 33, 32, 30, 28, 26, 24, 24, 22, 20, 18, 16, 16, 14, 12, +}; + +static u8 an7583_zcal_to_r50ohm_5R[64] = { + 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, 127, + 127, 127, 127, 127, 127, 127, 127, 127, 127, 124, 120, 116, 112, 110, 106, 102, + 99, 96, 93, 90, 88, 84, 81, 79, 76, 73, 71, 68, 66, 64, 61, 59, + 56, 54, 52, 50, 48, 46, 44, 42, 40, 39, 37, 36, 33, 32, 31, 29, +}; + static int airoha_cal_cycle(struct phy_device *phydev, int devad, u32 regnum, u16 mask, u16 cal_val) { @@ -783,8 +883,9 @@ static int airoha_rx_offset_cal_sw(struct phy_device *phydev) phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x100, 0x0); phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x145, 0x1000); - phy_write_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_ANA_CAL_RG6, - 0x1); + if (phydev->drv->phy_id == AIROHA_GPHY_ID_AN7581) + phy_write_mmd(phydev, MDIO_MMD_VEND1, + MTK_PHY_RG_ANA_CAL_RG6, 0x1); return 0; } @@ -1567,8 +1668,125 @@ static int en7528_phy_config_init(struct phy_device *phydev) static int an7583_phy_config_init(struct phy_device *phydev) { + struct airoha_socphy_shared *shared = phy_package_get_priv(phydev); + struct phy_device *phydev_p0; + u8 phy_offset; + int ret; + /* BMCR_PDOWN is enabled by default */ - return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); + phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); + + phydev_p0 = shared->phydev_p0; + phy_offset = phydev->mdio.addr - phydev_p0->mdio.addr; + + /* FIXME: Read SoC MDI Resister Type if available or default to 5R */ + shared->mdi_resister_type = MDI_5R; + + if (shared->mdi_resister_type == MDI_0R) + shared->r50_cal_tbl = an7583_zcal_to_r50ohm_0R; + if (shared->mdi_resister_type == MDI_5R) + shared->r50_cal_tbl = an7583_zcal_to_r50ohm_5R; + shared->tx_amp_compensation_tbl = &an7583_tx_amp_compensation_tbl; + + ret = airoha_phy_calib(phydev); + if (ret) + return ret; + + ret = airoha_phy_auto_select_transformer(phydev); + if (ret) + return ret; + + ret = airoha_phy_tx_amp_compensation(phydev); + if (ret) + return ret; + + /* Enable Idle Mode Power Setting */ + if (phy_offset == 0) { + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x268, 0x07F1); + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x703, 0x3111); + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x271, 0x3C24); + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x701, 0x1023); + } + + if (shared->transformer_type[phy_offset] == TXMR) { + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x23, 0x0881); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x24, 0x0881); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x25, 0x0881); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x26, 0x0881); + + if (shared->mdi_resister_type == MDI_5R) + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x05, 0x0205); + else + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x05, 0x0200); + } else { + if (shared->mdi_resister_type == MDI_5R) { + /* RX setting for 5R_TXMR before AN setting */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0xe7, 0x6666); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0xe9, 0x0003); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0xfe, 0x0006); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0xe6, 0x1111); + /* 100M sharp */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x23, 0x0c86); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x24, 0x0c86); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x25, 0x0c86); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x26, 0x0c86); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x01, 0x01cb); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x02, 0x01c2); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x03, 0x0108); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x04, 0x0211); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x05, 0x0205); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x06, 0x0387); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x07, 0x03ce); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x08, 0x03c8); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x0b, 0x0005); + } else { + /* 100M sharp */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x23, 0x0886); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x24, 0x0886); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x25, 0x0886); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x26, 0x0886); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x00, 0x0195); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x01, 0x01cb); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x02, 0x01c2); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x03, 0x0108); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x04, 0x0211); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x05, 0x0205); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x06, 0x0387); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x07, 0x03ce); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x08, 0x03c3); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x0a, 0x0010); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x0b, 0x0005); + } + } + + /* RX Setting */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x3c, 0xc000); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x3d, 0x0000); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x3e, 0xc000); + + /* EEE setting */ + phy_write_mmd(phydev, MDIO_MMD_AN, 0x3c, 0x0000); + + /* 10M settings */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x1a3, 0x00d2); + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x1a4, 0x010e); + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x27b, 0x1177); + phy_write_mmd(phydev, MDIO_MMD_VEND2, 0x27c, 0x0808); + + phy_select_page(phydev, MTK_PHY_PAGE_EXTENDED_3); + __phy_write(phydev, 0x14, 0x190); + phy_restore_page(phydev, MTK_PHY_PAGE_STANDARD, 0); + + phy_select_page(phydev, MTK_PHY_PAGE_EXTENDED_1); + __phy_write(phydev, 0x14, 0x3a18); + phy_restore_page(phydev, MTK_PHY_PAGE_STANDARD, 0); + + phy_write(phydev, 0x9, 0x0600); + + /* EEE keep only Pair A ON */ + phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x630, 0x006E); + + return 0; } static struct phy_driver mtk_socphy_driver[] = { @@ -1611,6 +1829,8 @@ static struct phy_driver mtk_socphy_driver[] = { .led_hw_control_set = mt798x_phy_led_hw_control_set, .led_hw_control_get = mt798x_phy_led_hw_control_get, .led_polarity_set = an7581_phy_led_polarity_set, + .read_page = mtk_phy_read_page, + .write_page = mtk_phy_write_page, }, }; diff --git a/drivers/net/phy/mediatek/mtk.h b/drivers/net/phy/mediatek/mtk.h index bc46646a95fd..608e5e3d754f 100644 --- a/drivers/net/phy/mediatek/mtk.h +++ b/drivers/net/phy/mediatek/mtk.h @@ -13,6 +13,7 @@ #define MTK_EXT_PAGE_ACCESS 0x1f #define MTK_PHY_PAGE_EXTENDED_1 0x0001 +#define MTK_PHY_PAGE_EXTENDED_3 0x0003 #define MTK_PHY_PAGE_STANDARD 0x0000 #define MTK_PHY_PAGE_EXTENDED_52B5 0x52b5 -- 2.55.0