From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.180.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1792438147; b=ArzGMODmZFyJkmq474G5+AhEjDaeFUjp5FWytfvyUQcNdYbCR3kau7upWPEYlF4+Cvrf e/YgCrKf1VhioP5dU7mShuTSemjjnE1dd8WC9HJEi8TMHYph3o7gchtJMn8R6ngVuWyHs Q7HRhHVSjt3YjPxSVjSRLp4uTW0ZQ20+L9edOrryRoaj6d/L7pbZEsLpjKO0sjjZgy+3j Pe08H3ah3Vbs4E3xLRP5n/ObGBw54v9QWT5w8nz4tectPGtc1fcSUuiHjMaW+eAOYZLdj bXS9U6TTpWJ9eKLrxWfmGrBV5B26vI8G67qi5JMCdSr7WRbt0sJEYfbJGJltEgezI8g== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1792438147; h=DMARC-Filter:Received:DKIM-Signature:Received:Received: DKIM-Signature:X-Google-DKIM-Signature:X-Gm-Message-State:X-Gm-Gg: X-Received:X-Received:Received:Date:From:To:Cc:Subject:Message-ID: In-Reply-To:References:Organization:X-Mailer:MIME-Version: Content-Type:Content-Transfer-Encoding:X-Proofpoint-Spam-Info: X-Authority-Analysis:X-Proofpoint-ORIG-GUID: X-Proofpoint-Spam-Details-Enc:X-Proofpoint-GUID: X-Proofpoint-Virus-Version:X-Proofpoint-Spam-Details; bh=HTr+bxbq66BXfG6Xfngcx7CALmbZE47aY8OHfPSSUbQ=; b=I2LSzR5tYv21Xs4/RBMsFbycn3wCg2Kzfc6u1tEmCGK028zxMjBImtTxHjzhq2syCao0 D5EK4UFBh17LABImRe8XF5TywE1tF2194LwZQMSl1SgDg0xl2lu5A0WzlhKbulLIvQkrs booQZWuV6yMoYisPIVqVUMf3wnrgLpN5xOhCnaR7BgwdA8xG5y40e9RmWhUdN984RDwy5 JXVDZl9GLSDTLP25pC1M44OlgdQVdS4tsw6+9TGulEEjgiYWqVR4tBmmhmOb+p+2+Jc9G aRdSZSv+7rS5fE81rT6eGODaFPQ9cVkVD8EMPnJVJlbsQtdpoe/LR0b5gTyXDBrI5dw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b="SS/rmX7J"; dkim=pass header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=bBtiWEl1; arc=none smtp.remote-ip=205.220.180.131 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 72D0D606A31C for ; Mon, 19 Oct 2026 19:29:06 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 72D0D606A31C Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=SS/rmX7J; dkim=pass (2048-bit key, unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=bBtiWEl1 Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 69JJK2ep2604814 for ; Mon, 19 Oct 2026 19:29:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HTr+bxbq66BXfG6Xfngcx7CALmbZE47aY8OHfPSSUbQ=; b=SS/rmX7J69jv854K k6MYKuuktMkMKa56Fl1yxD1LV2ygTDQvqgdK8dPvPdZlOpL8zrxqpx9kHI28gBnq c9G9slGZ8HAfXo5PP8qKCplKLa9k9oLmOFprlF3rOM4v5uFC2qEiHdO421kY/Y6U ACeRgV8WsFawbBLYvcR3IB1kn2sB/Z+ZDd6ZbKmyb+TDsIVSPTBI8qbGn+pv0WhV 2Bd7KQJBN4rdXRYuUXvCMKXL08zzg+DYIs+0ER9g8OToavQC4Mxwa4LI4DsX3QaX rYV39n4h+5KDRa3Xsa7vNr5j4zUO9UN6kWMt9xhxNDaDDZPKss3g89ej2nvlxN/r 402beQ== Received: from mail-dl1-f72.google.com (mail-dl1-f72.google.com [74.125.82.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hdr4a0aja-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 19 Oct 2026 19:29:05 +0000 (GMT) Received: by mail-dl1-f72.google.com with SMTP id a92af1059eb24-151ba226e1bso3947998c88.0 for ; Mon, 19 Oct 2026 12:29:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1792438144; x=1793042944; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:organization :references:in-reply-to:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to:content-type; bh=HTr+bxbq66BXfG6Xfngcx7CALmbZE47aY8OHfPSSUbQ=; b=bBtiWEl1lGHf72/8jyeel4rRs0qjlVLNeDBfGnaYm2OTQk4nvOjAx7FYFURRy5F9Be BcZXMCvDmkerS8fDEnyOfa+PtNZYJguIi+4BRAaq6XexEH1OqVbud94Xp8d0BYRTxJMN XOPWIzPGC0Q7vN6XI5KDpniV44XQOu9XGxPVYbEZMjWLrALf00mSbIr4aRNT7PpjAElJ 5UtTpNsH0QiqUM+BfMOF3uVqI3jttoenPShRzw4VYv7i4g7E6hvxxiXp0CCJ7iIUOAyX yOB+gzgVi7GZbY2DfXN+YODExo4Nrb7XEIMNBtJlXxDTPZLh2/1x5w1n6mfIcjTTVDMy Ts/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1792438144; x=1793042944; h=content-transfer-encoding:content-type:mime-version:organization :references:in-reply-to:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=HTr+bxbq66BXfG6Xfngcx7CALmbZE47aY8OHfPSSUbQ=; b=dnIdmr5zxVEDOFBYcT5ytInZscvSw4nZWjMiDdzyHs0vYWaQTOfUoB6Ns4UffuYpRp w3qR31xoza0CjCroIabi8uacmDfvh2kzkJykFqRT5vTZqGRqGrqzuv0RMXRaODBU3iU6 razeaQ3+O7A2I758DjUwrbrt64tPGutrEAv7C9fVTV9aKnj10TajtP33LssMLswe3Xar akKFPaPXOTUyB9WxubA8HQeYXWw3N0gKVA3szoeGnwHn4HjhM7RVJlF+Bd0ggdRLdz6r KjvIEWYmd21xv3EKClbkLn6P5Oa6jPODg2pnkBHPzuNGiQ5/EdaApCgmYkpOPY+Rv+XG m1+g== X-Gm-Message-State: AFq9FYLVxhMEMG+5tlNf865HqwQvYv9I0hr2IUKp6y7/o7HrNzf7Yeqv +3wKNKbc8qvKDMO3kyObRBWqC754D7hnHD2qtLeZ+DSQKnA+i/hA4KFlbrgqpmbCFmZiyyWUL8T oNIGVS/ER0cyoPuoEj83jHoVzRXw9akJSka4TZFHoOHSz9U/ulWBvgBoXSASAgAU6U8Y= X-Gm-Gg: AYBFou1K5MrnQZM4fNIu1+dWbXVAFxJ2disTa5QOsAuZ21NcpIBC8ZJXoYemEF3Zqge aWLXUcqSzDq0yuO0smp6FqTQ3tw3FzX6mFnt9QaMPDaOgpJZst8ifS3TkANueXUuco0s6pfzf/t HzTXjZBs7BytZnS0XwVG3fKYIdW4QlZkjCbiZhWNaohItqlKEMB/u0GiUPcJTX8JCRhDyo0wDok H2lTo8nywYIadFoYgSNERoqbNvGVEQZTbhjaCIG5DiU0zcoe58b9WBQBgEU55K2Vs6rGgt5sNVN 3WqHh9caZOQXYDI/PUAsNOd+YaH5y8x94Jp6zpNsdW92gaVy7WY0xaf4uG189TMvc64Xbpq8vLp +macWj+/Ikj+qSv3p02cN442kvAL0DFr4biBxy327Mg== X-Received: by 2002:a05:701b:2902:b0:16a:c6f2:60c2 with SMTP id a92af1059eb24-18512c381bdmr9816924c88.12.1792438144189; Mon, 19 Oct 2026 12:29:04 -0700 (PDT) X-Received: by 2002:a05:701b:2902:b0:16a:c6f2:60c2 with SMTP id a92af1059eb24-18512c381bdmr9816894c88.12.1792438143497; Mon, 19 Oct 2026 12:29:03 -0700 (PDT) Received: from localhost (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1831ba424a6sm30689377c88.17.2026.10.19.12.29.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Oct 2026 12:29:03 -0700 (PDT) Date: Mon, 19 Oct 2026 12:28:58 -0700 From: Jonathan Cameron To: Pierre Gondois Cc: linux-kernel@vger.kernel.org, James Morse , Mark Brown , "Rafael J. Wysocki" , Len Brown , Tony Luck , Borislav Petkov , Hanjun Guo , Mauro Carvalho Chehab , Shuai Xue , Maciej Wieczor-Retman , Pawel Chmielewski , Dave Jiang , "Fabio M. De Francesco" , Breno Leitao , Dan Williams , Terry Bowman , Ard Biesheuvel , Morduan Zang , linux-acpi@vger.kernel.org, linux-edac@vger.kernel.org, acpica-devel@lists.linux.dev Subject: Re: [RFC PATCH 6/6] ACPI: extlog: add Memory Error Section 2 trace event Message-ID: <20261019122858.00006cce@oss.qualcomm.com> In-Reply-To: <20261019145643.1877246-7-pierre.gondois@arm.com> References: <20261019145643.1877246-1-pierre.gondois@arm.com> <20261019145643.1877246-7-pierre.gondois@arm.com> Organization: Qualcomm X-Mailer: Claws Mail 4.4.0 (GTK 3.24.51; x86_64-w64-mingw32) X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-Proofpoint-Spam-Info: AW1haW4tMjYxMDE5MDA3NyBTYWx0ZWRfX7QnSORzWVf+e PVjw0s84RviM1kBfuNgYdluPKqNvfD8kbrtQK9VP6cCgX/IXbjwiGjHmbISFXd6eTblU2jzaAz2 12a4e1dKq54YBUPxsp/rpVmlPCeL1Bo= X-Authority-Analysis: v=2.4 cv=Zt54uN7G c=1 sm=1 tr=0 ts=6ad66f81 cx=c_pps a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=kj9zAlcOel0A:10 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=7CQSdrXTAAAA:8 a=EUspDBNiAAAA:8 a=U8d67ivYhA4UYEs2wG4A:9 a=CjuIK1q_8ugA:10 a=vBUdepa8ALXHeOFLBtFW:22 a=a-qgeE7W1pNrGK8U0ZQC:22 X-Proofpoint-ORIG-GUID: lByA3i2ZUTH6KE0W0_6SEu1VXsSvXCil X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDE5MDA3NyBTYWx0ZWRfX8Ch/SePKtLsK WzseArBPTtavWYOlsdS7yKJvv3wF3+t6k2GIAZBERzpfa2K+7I3SC8oCCpTWbQzEn4IF1l9kTW+ +VKEl+UDTFbt+lp4iGeA1Ea3mKKk/T7t9Va3bGhwqxDV9pNTTncvTSLiIUj4kk9X+nGjBny2kyW Cu3jaVCxK7V35VQmFfSWq5GEZoIMSp6LUL0fsPcawYNooqq3WnS/Zgz4L8gIQm+tJEq1ckYDO5f K2S9szLJfIw2QTtwuyqZiIwyhGlAl8F1OzcLrjKFC83QNpRt0+ayoCYYx6Vnq8Vm1s5F/ozM4co R0XIwvK/BBBSk/LZFzTFByiWgsPkKKwKHbGP5SOsGrm95IJL3IgDApEOV9TIGK2A64DEFErGena COcDS6OS9YvF9lzKlUzldghdbMCLXSWFjSOiy+eUc8r63HIV/74SZFb5W/nOqKtTbNNpHjCxZiV Ims7HYf10fS4zjFAfPg== X-Proofpoint-GUID: lByA3i2ZUTH6KE0W0_6SEu1VXsSvXCil X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-10-19_05,2026-10-19_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 clxscore=1015 phishscore=0 impostorscore=0 adultscore=0 priorityscore=1501 suspectscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2610080000 definitions=main-2610190077 On Mon, 19 Oct 2026 16:56:13 +0200 Pierre Gondois wrote: > Add a separte handling for Memory Error Section 2 trace events with: > - extlog_mem2_event() > - extlog_mem2 trace event > The fields of the record are individually printed so userspace > can discover the layout more dynamically if a new field is added. How useful are the pair of handles? Otherwise I'm fine with this - subject to same comment as on patch 1. Reviewed-by: Jonathan Cameron > > Signed-off-by: Pierre Gondois > --- > drivers/acpi/acpi_extlog.c | 16 ++++++ > drivers/ras/ras.c | 1 + > include/ras/ras_event.h | 102 +++++++++++++++++++++++++++++++++++++ > 3 files changed, 119 insertions(+) > > diff --git a/drivers/acpi/acpi_extlog.c b/drivers/acpi/acpi_extlog.c > index e764d61f71ca..9c0b932e22bc 100644 > --- a/drivers/acpi/acpi_extlog.c > +++ b/drivers/acpi/acpi_extlog.c > @@ -189,6 +189,15 @@ extlog_mem_err_event(struct cper_sec_mem_err *mem, u32 err_seq, > #endif > } > > +static void > +extlog_mem_err2_event(struct cper_sec_mem_err2 *mem, u32 err_seq, > + const guid_t *fru_id, const char *fru_text, u8 sev) > +{ > +#if defined(CONFIG_ACPI_EXTLOG) || defined(CONFIG_ACPI_EXTLOG_MODULE) Same comment as earlier patch about oddity of protecting stuff in a file that is normally only built if they are set. > + trace_extlog_mem2_event(mem, err_seq, fru_id, fru_text, sev); > +#endif > +} > + > static int extlog_print(struct notifier_block *nb, unsigned long val, > void *data) > { > @@ -241,6 +250,13 @@ static int extlog_print(struct notifier_block *nb, unsigned long val, > extlog_mem_err_event(mem, err_seq, fru_id, > fru_text, > (u8)gdata->error_severity); > + } else if (guid_equal(sec_type, &CPER_SEC_PLATFORM_MEM2)) { > + struct cper_sec_mem_err2 *mem = acpi_hest_get_payload(gdata); > + > + if (gdata->error_data_length >= sizeof(*mem)) > + extlog_mem_err2_event(mem, err_seq, fru_id, > + fru_text, > + (u8)gdata->error_severity); > } else if (guid_equal(sec_type, &CPER_SEC_CXL_PROT_ERR)) { > struct cxl_cper_sec_prot_err *prot_err = > acpi_hest_get_payload(gdata); > diff --git a/drivers/ras/ras.c b/drivers/ras/ras.c > index 03df3db62334..c6b14202a5e9 100644 > --- a/drivers/ras/ras.c > +++ b/drivers/ras/ras.c > @@ -111,6 +111,7 @@ subsys_initcall(ras_init); > > #if defined(CONFIG_ACPI_EXTLOG) || defined(CONFIG_ACPI_EXTLOG_MODULE) > EXPORT_TRACEPOINT_SYMBOL_GPL(extlog_mem_event); > +EXPORT_TRACEPOINT_SYMBOL_GPL(extlog_mem2_event); > #endif > EXPORT_TRACEPOINT_SYMBOL_GPL(mc_event); > EXPORT_TRACEPOINT_SYMBOL_GPL(non_standard_event); > diff --git a/include/ras/ras_event.h b/include/ras/ras_event.h > index fdb785fa4613..0c0dbe068dc8 100644 > --- a/include/ras/ras_event.h > +++ b/include/ras/ras_event.h > @@ -74,6 +74,108 @@ TRACE_EVENT(extlog_mem_event, > &__entry->fru_id, > __get_str(fru_text)) > ); > + > +/* > + * Memory Error Section 2 exposes each field separately so userspace can > + * discover its layout. Validation bits use the UEFI Section 2 assignments. > + */ > +TRACE_EVENT(extlog_mem2_event, > + TP_PROTO(const struct cper_sec_mem_err2 *mem, > + u32 err_seq, > + const guid_t *fru_id, > + const char *fru_text, > + u8 sev), > + > + TP_ARGS(mem, err_seq, fru_id, fru_text, sev), > + > + TP_STRUCT__entry( > + __field(u32, err_seq) > + __field(u8, sev) > + __field_struct(guid_t, fru_id) > + __string(fru_text, fru_text) > + __field(u64, validation_bits) > + __field(u64, error_status) > + __field(u64, physical_addr) > + __field(u64, physical_addr_mask) > + __field(u16, node) > + __field(u16, card) > + __field(u16, module) > + __field(u16, bank) > + __field(u32, device) > + __field(u32, row) > + __field(u32, column) > + __field(u32, rank) > + __field(u32, bit_pos) > + __field(u8, chip_id) > + __field(u8, error_type) > + __field(u8, status) > + __field(u64, requestor_id) > + __field(u64, responder_id) > + __field(u64, target_id) > + __field(u32, mem_array_handle) > + __field(u32, mem_dev_handle) > + ), > + > + TP_fast_assign( > + __entry->err_seq = err_seq; > + __entry->sev = sev; > + __entry->fru_id = *fru_id; > + __assign_str(fru_text); > + __entry->validation_bits = mem->validation_bits; > + __entry->error_status = mem->error_status; > + __entry->physical_addr = mem->physical_addr; > + __entry->physical_addr_mask = mem->physical_addr_mask; > + __entry->node = mem->node; > + __entry->card = mem->card; > + __entry->module = mem->module; > + __entry->bank = mem->bank; > + __entry->device = mem->device; > + __entry->row = mem->row; > + __entry->column = mem->column; > + __entry->rank = mem->rank; > + __entry->bit_pos = mem->bit_pos; > + __entry->chip_id = mem->chip_id; > + __entry->error_type = mem->error_type; > + __entry->status = mem->status; > + __entry->requestor_id = mem->requestor_id; > + __entry->responder_id = mem->responder_id; > + __entry->target_id = mem->target_id; > + __entry->mem_array_handle = mem->mem_array_handle; > + __entry->mem_dev_handle = mem->mem_dev_handle; > + ), > + > + TP_printk("{%u} %s error: validation_bits: 0x%llx " > + "error_status: 0x%llx physical_addr: 0x%llx " > + "physical_addr_mask: 0x%llx node: %u card: %u " > + "module: %u bank: %u device: %u row: %u column: %u " > + "rank: %u bit_pos: %u chip_id: %u error_type: %u " > + "status: 0x%x requestor_id: 0x%llx responder_id: 0x%llx " > + "target_id: 0x%llx mem_array_handle: 0x%x " > + "mem_dev_handle: 0x%x FRU: %pUl %.20s", > + __entry->err_seq, cper_severity_str(__entry->sev), > + __entry->validation_bits, > + __entry->error_status, > + __entry->physical_addr, > + __entry->physical_addr_mask, > + __entry->node, > + __entry->card, > + __entry->module, > + __entry->bank, > + __entry->device, > + __entry->row, > + __entry->column, > + __entry->rank, > + __entry->bit_pos, > + __entry->chip_id, > + __entry->error_type, > + __entry->status, > + __entry->requestor_id, > + __entry->responder_id, > + __entry->target_id, > + __entry->mem_array_handle, > + __entry->mem_dev_handle, > + &__entry->fru_id, __get_str(fru_text)) > +); > #endif > > /* > -- > 2.43.0