From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=198.175.65.20 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1792819021; b=eU4BaD17wFj9BwvWKWig/+cm5+h9yvYupyfLI5HobURdCnr8IwGSBce0YofGSt92hrSx eCs8Drf/D37JTGr7VXSthWXuALx2S9RMbc16b5skiaU22TWdrNDwXyQeGK5j8QW9Chai/ 6vo3O+OwBZSWvsu3/sPrw276vDdSpL6vrxRzktVf0tKpJZnGDkqynVzMHejYF0l4K5z9Y bPxfz3S2cCZJTC1qzwzkT04xVZqweRK1ZQlo/B0dOYDGdKijnq+Bjlng8sknPex9ZCCB/ JID4b+tc4nDLqY4zTjtpsUfZFR40e/WE4qSUgUA38TGEcOUdYgrn7DLHA11ipTN4Q9A== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1792819021; h=DMARC-Filter:DKIM-Signature:X-CSE-ConnectionGUID:X-CSE-MsgGUID: X-IronPort-AV:X-IronPort-AV:Received:X-CSE-ConnectionGUID: X-CSE-MsgGUID:X-ExtLoop1:X-IronPort-AV:Received:Received:Date:From:To: Cc:Subject:Message-ID:References:MIME-Version:Content-Type: Content-Disposition:In-Reply-To; bh=ScrLm99vH6FZ2mLK70y8HlqXBENukSNyevMBSno+jOY=; b=mEhP3YHjaiGd8jpaJRG16u/Y0AUtOpPGMcoTfu0Q5Bx2gjWamgAKosLcact9FM5O+uvP uuy3owB7x4DgbRE98AySRTiR0OvboY4g2i5h2wWpgyxGdp/Aazavf4p+LH9S6MruHfxD5 6rGw0UJunx3PmqRpnRC1noyb8X57e1FAIEFkJKtKRnj/hHVWvJuxoDDVJm7LbR867mpDf I10hhYLfnycUYG3KRagd/e4RePxQ8W60my+gAQuv9i3Bf6n8AZ75FpE/WtIHA46RkJHJg 7Hzr3euEaMQWz1QbhRnlYuGvFN9X/qwYcLHGQDEcAjCVw1ILJCCxucv7szpeR7uSQnw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass header.d=intel.com header.i=@intel.com header.a=rsa-sha256 header.s=Intel header.b=ilaGBQmw; arc=none smtp.remote-ip=198.175.65.20 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.20]) (using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CDD00606A31B; Sat, 24 Oct 2026 05:16:59 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org CDD00606A31B Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256 header.s=Intel header.b=ilaGBQmw DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1792819020; x=1824355020; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=IIv2fZBANIicJi2ej+JSsJjS2vcWWkfUJDU36V78g9g=; b=ilaGBQmwM+/bA6NaCATu3sUxRk+cIfOEi+oYi4nnlWPf9W838HMXgAPX 3+54sUVYcU7scprKVJza8Y0npZENCauGsW2IDh6pYbLMftS1jCUYQedds ZHzYiKnMWc7u8zGUEeFEyCQmMXAaHbYNso7dVznHczgnxWxGEtpNsmaeV YltRQgcUB3pgvHgQpayvD+3eyLVEA7lxZU8KuQ+VHMGCcRr9RqAQ9BRY7 gAUKZAfrhH2RFD1vANHeNCalY4G7yePHDNNMAkv5xqy50AYZQnZU1snny VpxKpmrvhUQBdkJvgzhyTTVAjb/6W85Cqh3nYIE6rsxDtwNV/D08/0Vst g==; X-CSE-ConnectionGUID: RpPl1rrEQpmrWFYbRYJklg== X-CSE-MsgGUID: G1VReFdRR5aB5A+TRkLeTw== X-IronPort-AV: E=McAfee;i="6800,10657,11944"; a="1590965" X-IronPort-AV: E=Sophos;i="6.27,175,1787036400"; d="scan'208";a="1590965" Received: from fmviesa012.fm.intel.com ([10.60.135.152]) by orvoesa112.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Oct 2026 22:16:59 -0700 X-CSE-ConnectionGUID: nHnj8W89SzyZwvB+ogGEmw== X-CSE-MsgGUID: 1xz0TVDqSfuedbh7bk1LMg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.27,175,1787036400"; d="scan'208";a="5562893" Received: from lkp-server01.sh.intel.com (HELO 0caa9d2d175c) ([10.239.97.150]) by fmviesa012.fm.intel.com with ESMTP; 23 Oct 2026 22:16:54 -0700 Received: from kbuild by 0caa9d2d175c with local (Exim 4.98.2) (envelope-from ) id 1xKU7e-00000000TbW-3Xnc; Sat, 24 Oct 2026 05:16:50 +0000 Date: Sat, 24 Oct 2026 13:16:33 +0800 From: kernel test robot To: Rob Clark , dri-devel@lists.freedesktop.org Cc: oe-kbuild-all@lists.linux.dev, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, Alexander Koskovich , Jie Zhang , Akhil P Oommen , Bhaskar Reddy Valluru , Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio , linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 11/14] drm/msm/a8xx: devcoredump state capture support Message-ID: <202610241330.82NsqXG7-lkp@intel.com> References: <20261021204244.67160-12-robin.clark@oss.qualcomm.com> X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20261021204244.67160-12-robin.clark@oss.qualcomm.com> Hi Rob, kernel test robot noticed the following build errors: [auto build test ERROR on drm/drm-next] [also build test ERROR on drm-tip/drm-tip next-20261022] [cannot apply to linux-review/Rob-Clark/drm-msm-Import-adreno_snapshot-h/20261020-134615 drm-misc/drm-misc-next daeinki-drm-exynos/exynos-drm-next drm-i915/for-linux-next drm-i915/for-linux-next-fixes linus/master v7.3] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Rob-Clark/drm-msm-Import-adreno_snapshot-h/20261021-134126 base: https://gitlab.freedesktop.org/drm/kernel.git drm-next patch link: https://lore.kernel.org/r/20261021204244.67160-12-robin.clark%40oss.qualcomm.com patch subject: [PATCH v2 11/14] drm/msm/a8xx: devcoredump state capture support config: arm-allyesconfig (https://download.01.org/0day-ci/archive/20261024/202610241330.82NsqXG7-lkp@intel.com/config) compiler: arm-linux-gnueabi-gcc (GCC) 16.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20261024/202610241330.82NsqXG7-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202610241330.82NsqXG7-lkp@intel.com/ All errors (new ones prefixed by >>): drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ include/linux/bits.h:49:27: warning: right shift count >= width of type [-Wshift-count-overflow] 49 | type_max(t) >> (BITS_PER_TYPE(t) - 1 - (h))))) | ^~ include/linux/compiler_types.h:682:23: note: in definition of macro '__compiletime_assert' 682 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:702:9: note: in expansion of macro '_compiletime_assert' 702 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/linux/build_bug.h:40:37: note: in expansion of macro 'compiletime_assert' 40 | #define BUILD_BUG_ON_MSG(cond, msg) compiletime_assert(!(cond), msg) | ^~~~~~~~~~~~~~~~~~ include/linux/build_bug.h:51:9: note: in expansion of macro 'BUILD_BUG_ON_MSG' 51 | BUILD_BUG_ON_MSG(condition, "BUILD_BUG_ON failed: " #condition) | ^~~~~~~~~~~~~~~~ include/linux/build_bug.h:21:9: note: in expansion of macro 'BUILD_BUG_ON' 21 | BUILD_BUG_ON(((n) & ((n) - 1)) != 0) | ^~~~~~~~~~~~ include/linux/bitfield.h:74:17: note: in expansion of macro '__BUILD_BUG_ON_NOT_POWER_OF_2' 74 | __BUILD_BUG_ON_NOT_POWER_OF_2((_mask) + \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~ include/linux/bitfield.h:91:17: note: in expansion of macro '__BF_FIELD_CHECK_MASK' 91 | __BF_FIELD_CHECK_MASK(mask, val, pfx); \ | ^~~~~~~~~~~~~~~~~~~~~ include/linux/bitfield.h:138:17: note: in expansion of macro '__FIELD_PREP' 138 | __FIELD_PREP(_mask, _val, "FIELD_PREP: "); \ | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:22: note: in expansion of macro 'FIELD_PREP' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~~~~ include/linux/bits.h:51:33: note: in expansion of macro 'GENMASK_TYPE' 51 | #define GENMASK(h, l) GENMASK_TYPE(unsigned long, h, l) | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ include/linux/bits.h:48:27: warning: left shift count >= width of type [-Wshift-count-overflow] 48 | (type_max(t) << (l) & \ | ^~ include/linux/bitfield.h:92:50: note: in definition of macro '__FIELD_PREP' 92 | ((typeof(mask))(val) << __bf_shf(mask)) & (mask); \ | ^~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:22: note: in expansion of macro 'FIELD_PREP' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~~~~ include/linux/bits.h:51:33: note: in expansion of macro 'GENMASK_TYPE' 51 | #define GENMASK(h, l) GENMASK_TYPE(unsigned long, h, l) | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ include/linux/bits.h:49:27: warning: right shift count >= width of type [-Wshift-count-overflow] 49 | type_max(t) >> (BITS_PER_TYPE(t) - 1 - (h))))) | ^~ include/linux/bitfield.h:92:50: note: in definition of macro '__FIELD_PREP' 92 | ((typeof(mask))(val) << __bf_shf(mask)) & (mask); \ | ^~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:22: note: in expansion of macro 'FIELD_PREP' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~~~~ include/linux/bits.h:51:33: note: in expansion of macro 'GENMASK_TYPE' 51 | #define GENMASK(h, l) GENMASK_TYPE(unsigned long, h, l) | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ include/linux/bits.h:48:27: warning: left shift count >= width of type [-Wshift-count-overflow] 48 | (type_max(t) << (l) & \ | ^~ include/linux/bitfield.h:92:60: note: in definition of macro '__FIELD_PREP' 92 | ((typeof(mask))(val) << __bf_shf(mask)) & (mask); \ | ^~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:22: note: in expansion of macro 'FIELD_PREP' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~~~~ include/linux/bits.h:51:33: note: in expansion of macro 'GENMASK_TYPE' 51 | #define GENMASK(h, l) GENMASK_TYPE(unsigned long, h, l) | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ include/linux/bits.h:49:27: warning: right shift count >= width of type [-Wshift-count-overflow] 49 | type_max(t) >> (BITS_PER_TYPE(t) - 1 - (h))))) | ^~ include/linux/bitfield.h:92:60: note: in definition of macro '__FIELD_PREP' 92 | ((typeof(mask))(val) << __bf_shf(mask)) & (mask); \ | ^~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:22: note: in expansion of macro 'FIELD_PREP' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~~~~ include/linux/bits.h:51:33: note: in expansion of macro 'GENMASK_TYPE' 51 | #define GENMASK(h, l) GENMASK_TYPE(unsigned long, h, l) | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:510:33: note: in expansion of macro 'GENMASK' 510 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | dwords; | ^~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h: In function 'CD_WRITE': >> include/linux/compiler_types.h:702:45: error: call to '__compiletime_assert_635' declared with attribute error: FIELD_PREP: mask is not constant 702 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^ include/linux/compiler_types.h:683:25: note: in definition of macro '__compiletime_assert' 683 | prefix ## suffix(); \ | ^~~~~~ include/linux/compiler_types.h:702:9: note: in expansion of macro '_compiletime_assert' 702 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/linux/build_bug.h:40:37: note: in expansion of macro 'compiletime_assert' 40 | #define BUILD_BUG_ON_MSG(cond, msg) compiletime_assert(!(cond), msg) | ^~~~~~~~~~~~~~~~~~ include/linux/bitfield.h:67:17: note: in expansion of macro 'BUILD_BUG_ON_MSG' 67 | BUILD_BUG_ON_MSG(!__builtin_constant_p(_mask), \ | ^~~~~~~~~~~~~~~~ include/linux/bitfield.h:91:17: note: in expansion of macro '__BF_FIELD_CHECK_MASK' 91 | __BF_FIELD_CHECK_MASK(mask, val, pfx); \ | ^~~~~~~~~~~~~~~~~~~~~ include/linux/bitfield.h:138:17: note: in expansion of macro '__FIELD_PREP' 138 | __FIELD_PREP(_mask, _val, "FIELD_PREP: "); \ | ^~~~~~~~~~~~ drivers/gpu/drm/msm/adreno/adreno_snapshot.h:503:22: note: in expansion of macro 'FIELD_PREP' 503 | *(p->in++) = FIELD_PREP(GENMASK(63, 44), reg) | BIT(21) | BIT(0); | ^~~~~~~~~~ vim +/__compiletime_assert_635 +702 include/linux/compiler_types.h eb5c2d4b45e3d2 Will Deacon 2020-07-21 688 eb5c2d4b45e3d2 Will Deacon 2020-07-21 689 #define _compiletime_assert(condition, msg, prefix, suffix) \ eb5c2d4b45e3d2 Will Deacon 2020-07-21 690 __compiletime_assert(condition, msg, prefix, suffix) eb5c2d4b45e3d2 Will Deacon 2020-07-21 691 eb5c2d4b45e3d2 Will Deacon 2020-07-21 692 /** eb5c2d4b45e3d2 Will Deacon 2020-07-21 693 * compiletime_assert - break build and emit msg if condition is false eb5c2d4b45e3d2 Will Deacon 2020-07-21 694 * @condition: a compile-time constant condition to check eb5c2d4b45e3d2 Will Deacon 2020-07-21 695 * @msg: a message to emit if condition is false eb5c2d4b45e3d2 Will Deacon 2020-07-21 696 * eb5c2d4b45e3d2 Will Deacon 2020-07-21 697 * In tradition of POSIX assert, this macro will break the build if the eb5c2d4b45e3d2 Will Deacon 2020-07-21 698 * supplied condition is *false*, emitting the supplied error message if the eb5c2d4b45e3d2 Will Deacon 2020-07-21 699 * compiler has support to do so. eb5c2d4b45e3d2 Will Deacon 2020-07-21 700 */ eb5c2d4b45e3d2 Will Deacon 2020-07-21 701 #define compiletime_assert(condition, msg) \ eb5c2d4b45e3d2 Will Deacon 2020-07-21 @702 _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) eb5c2d4b45e3d2 Will Deacon 2020-07-21 703 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki