From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=pass header.oldest-pass=0 smtp.remote-ip=52.101.52.43 ARC-Seal: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=pass; t=1793177380; b=fUUX6Ovt+5iNp/0jBOFZBH2JSYLoAjvDgQdVT34uSXdCjGSOH8M76f+QdkI+ki/Kpmip 6M6yYpmGldL1P83cd57qYo2FMMrsKMLDj6yAQnLg0234IQw1QJxCPh9GAylxeJA2QB1vY uK9eI9kUnE/B4uf858kuCcWcKJ9qwq6+CHbFt+J/BQo/WKDoqiADOHqUlVVZ1YuwF/MsB VwFN7JoCCHsGrskz0yn5rBEfBr2TJ/0YDkO1vwiGt+3tp2ugXx670zJisNLcpTDklaYxe 6lThdaVaqK9mKQf+QEk9/g1ExE//2zQniKOsARS9nVzd17TYdw/vePnEMPn0MnxxLOw== ARC-Message-Signature: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793177380; h=DMARC-Filter:DKIM-Signature:Received:Received: X-MS-Exchange-Authentication-Results:Received-SPF:Received:Received: Received:From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:MIME-Version:X-NVConfidentiality:Content-Transfer-Encoding: Content-Type:X-Originating-IP:X-ClientProxiedBy: X-EOPAttributedMessage:X-MS-PublicTrafficType: X-MS-TrafficTypeDiagnostic:X-MS-Office365-Filtering-Correlation-Id: X-MS-Exchange-SenderADCheck:X-MS-Exchange-AntiSpam-Relay: X-Microsoft-Antispam:X-Microsoft-Antispam-Message-Info: X-Forefront-Antispam-Report: X-MS-Exchange-AntiSpam-MessageData-ChunkCount: X-MS-Exchange-AntiSpam-MessageData-0:X-OriginatorOrg: X-MS-Exchange-CrossTenant-OriginalArrivalTime: X-MS-Exchange-CrossTenant-Network-Message-Id: X-MS-Exchange-CrossTenant-Id: X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: X-MS-Exchange-CrossTenant-AuthSource:X-MS-Exchange-CrossTenant-AuthAs: X-MS-Exchange-CrossTenant-FromEntityHeader: X-MS-Exchange-Transport-CrossTenantHeadersStamped; bh=IB22SVPK//TR4/dUck2NjAfPGIduf0OTO36rGG0uMwM=; b=P8dWc0b5svAQn2gqCn9Efz7X+dUSbR0sPa8qCQejmQLysy1by7Hk/WcnczqjAfFbpICW f8Lh6CRBQ7ifqRPxKxxCRnspVX/xTzu3oBf0d7ELmdX5Rj2RE2004jlsjQ95jPEUT5TM8 Pt+6Q/KDK72svEv3MHWFvJEwSnQE0o9wkWhLMi4qqbbi3aEN9dJh4+QI+GT89HuLZ+kC1 WDmfZKgkq96ZZ672bXCRbUsdAfO9r+rYhUtwCGyZNwsqfWhIRIFMKPuaQ6AT5aTZFhdav au+Fy3/lfT8ZeUfWZXgsoYS7ymV+z0vrmJBW8c2Eg9h4KKdR6FLFd6JuMypa3R9JO+A== ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=iior8gry; arc=pass header.oldest-pass=0 smtp.remote-ip=52.101.52.43 Received: from BL2PR02CU003.outbound.protection.outlook.com (mail-eastusazon11011043.outbound.protection.outlook.com [52.101.52.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (secp384r1) server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DEF7E606A321; Wed, 28 Oct 2026 08:49:39 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org DEF7E606A321 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=iior8gry ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gJ3axJqBWMIRa6i6ogYb1tCaHEg/BntOo+jPNnRoR99SwSGpqBqO93PC+hrilJR6lqDNFNvUdcYpuB5caYN/or5PdKLrEnObL5Fm4D80EjvHAJFR8Rapup9XFNMGcyWLC/nlw8t3cSxrvI7Hc95shJfbIzN4FvX9xUvljlcyDEXHq1nANJX+dI1ib9L3juQ8Q1gAaMgDtbXR7KK33d+a5BFgyGdR+C9Jxtya/jncshA4qe71EK1RNzaknjYhwnK0j9qqXl5bHfg2P8BGy4wRPBAMTJEeMjXHxwOGP1E7t3HxrpCy+nzktdJqlpOejad6Aw/tVgdAa/XBvGXYbtUCqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=IB22SVPK//TR4/dUck2NjAfPGIduf0OTO36rGG0uMwM=; b=Xsmp2tcXQaurXymHPl6muqLVwYJrYMdiL9s1QxvZ/Xu2r7M8EwQNztQEIxXsLEmyYhYXqPJ/SD5PLYfsjnTe0vvfEvV33gwISpMhDcgeG64l0yZooWGm0m/Tuny/aBniTe62ofKHmFDb9QjhvN1fL1TWYHTf5l81ZyCZsuq9ZJeWhGnUdYmxO0yDvX9gCnz1EJZv8hRMzYPQ80KmimjMVOLHR1c9dWozTJUHmx0Jbr/8m5Ylc/f2JaZLQawStKJd2k8UqskhOZhoegmWX8JhehINAA64Rm9L4nBOJLM+QOmLMbs8QvIbUgkrNZp3ICN4r4CxDfW3m2IdyBjeS7LpBg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=IB22SVPK//TR4/dUck2NjAfPGIduf0OTO36rGG0uMwM=; b=iior8gryNd49UEincASbkVqb7ZVsn2XiQBRfvjkXN98T7lCJmp0M9G9M3UHjBqepuA9umvczn/UwwHECYzFWzEuNDSU0Oba0zqH2VuYXCEQo8xQWJdtZvQgP8H2l5+2XDx3ojjvoOPQOd0XjrY3acRJJbkEEDXd+NWEs1eSUTqM5zDSv5dqMgJo0d+UNyqag9apf+XFAQx/AuFlQRMQMm0qdLaNdqB3PYnGUAgm+KQd3oiEzSlSNVMIqXqgJfS+a1htWllp5MUuuz1edriD+MC1P4uHZm4iu5mj1NXQQ6WptkPllvHHoFVhF0ahYFCebNNun9DvduutLmko8BfuaVw== Received: from PH8PR07CA0038.namprd07.prod.outlook.com (2603:10b6:510:2cf::18) by PH7PR12MB7187.namprd12.prod.outlook.com (2603:10b6:510:203::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.546.14; Wed, 28 Oct 2026 08:49:31 +0000 Received: from PH4PEPF0000B60F.namprd21.prod.outlook.com (2603:10b6:510:2cf:cafe::2e) by PH8PR07CA0038.outlook.office365.com (2603:10b6:510:2cf::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.546.22 via Frontend Transport; Wed, 28 Oct 2026 08:49:31 +0000 X-MS-Exchange-Authentication-Results: mx.microsoft.com 1; spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by PH4PEPF0000B60F.mail.protection.outlook.com (10.167.243.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.569.0 via Frontend Transport; Wed, 28 Oct 2026 08:49:30 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.56; Wed, 28 Oct 2026 01:49:16 -0700 Received: from build-johnliu-noble-20261009.internal (10.126.230.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.56; Wed, 28 Oct 2026 01:49:15 -0700 From: Johnny Liu To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , "Prashant Gaikwad" , Stephen Boyd , Brian Masney , Jerome Brunet , "Douglas Anderson" , Aniruddha Rao , , , , CC: Johnny Liu Subject: [PATCH 1/5] dt-bindings: clock: Add Tegra238 BPMP clock IDs Date: Wed, 28 Oct 2026 08:48:56 +0000 Message-ID: <20261028084900.1047287-2-johnliu@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20261028084900.1047287-1-johnliu@nvidia.com> References: <20261028084900.1047287-1-johnliu@nvidia.com> X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PH4PEPF0000B60F:EE_|PH7PR12MB7187:EE_ X-MS-Office365-Filtering-Correlation-Id: bf2fc931-9bec-4ed3-4846-08df34d061de X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|36860700016|376014|1800799024|23010399003|82310400026|56012099006|261022113327099003|921020|261021135927099003|11063799006|261009223027099003|10067099003|261021121427099003|261026121527099003|22082099003|18002099003|6133799003; X-Microsoft-Antispam-Message-Info: Y9CSVnZ065jkgy6a3pw3Db6CC+S7YTF8NMp7xyzQ+q74jqLauSO2Y1PfghkyVYX2wcnmKb8Er8p42qvXoWQRQTsJFnRzKO3NamdcHTz5o1HpSQ+DKeFdRfXny2nozk2H8Gzqnm9Bqh7C/wW9oRfsfs6rw1SYbAFNDaZBKzKBQjm5Phnq9FGU/P1kAE0/B1O4mN/OvFt0mh7oWdczkU/7pieuYujfJpyJP/giLdMRExnBGyQVfCIVBnInDs4O7aYI7pQOXYFWgsvyqenNiaDYImBKZClIKSXeLTbtVfIWRUoHdAnYhP6iWUdgNd+ijQj06oYDqIGHogO8HTL3uLQV6ZOQ2EMgBbabiCKR+HA8c6YW+I2Oh0KQIOsAw0XZTWD9qxOZwenQLQqxG+PsUpDb5DqQlBvgLQ0ItUSC06SywKO46nE1+P9Py5qaY0x+JtVi+pRMZL+fX1+9tcI22JvDRY1AcbxHxMpeanEvngXx0CXepN7opd9GTf4wpIUTYGJ530iQHd+NFn5SpGg2Ed9PAr7FWec8eZbGGRlklfviZi0oz63AVzAp9iweOTP5aPin8r5pZKRfSornG/IJQNFUwQfOFgdOwGD3ODgSHRloxhTh/hCkncBYd2dL+0xjwqAhybgCWhLghve89VGCEmUu6p7/tjYiiz7KP1NPX36uDdG4u5c9mNTiho4iqyaAsT0w4fA23bYfhkEX4ZtXHwAqG90oD4VGzJY6twpjdaAGJt+CV7BUELI+p3SeacGPr4/o X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(36860700016)(376014)(1800799024)(23010399003)(82310400026)(56012099006)(261022113327099003)(921020)(261021135927099003)(11063799006)(261009223027099003)(10067099003)(261021121427099003)(261026121527099003)(22082099003)(18002099003)(6133799003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 0ljKVZKefygCFIBVH9J9YIi5fhu4ibO98uP5uve+TuqO9cMp6f2P8ixIbM4q59WBcIcDqVfRkyeQ+gBYzKxVayUdyajL/MnEBgm/VV07sIs0TlLfnf370IcwllPcC4agiIot74fz6o+eNrn3onYpcZ8twTSZFqbJ0uxbJF3QDMu1DMx6qTDFonHnnHGjaDrdHgJYa5q+tVPcsTmHwpePj9Sx1Q5Pe6zVvW3XkalyoxURlaqOZ0mHIlevvdv77I8BFaRQjJqx4PleDGsdVVOHPP3SX5L8rqnYERoOfmtXJdAtIZOgMpzr4khvEhhrTyDaydwUCWA4WxwC8UAAldEzi1oyPg2/Cx5vZFeyxsnYgroP2VoHJu3jD13D5rFFVkjbjBoNr4HRLny4NuBFZj6LSI+ZIcdzxrCDffKkBI/jfdl0e3bisz1JL7PkyCaQ4DAL X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Oct 2026 08:49:30.8827 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bf2fc931-9bec-4ed3-4846-08df34d061de X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: PH4PEPF0000B60F.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB7187 Add the clock IDs exposed by the BPMP firmware on Tegra238. Signed-off-by: Johnny Liu --- include/dt-bindings/clock/nvidia,tegra238.h | 279 ++++++++++++++++++++ 1 file changed, 279 insertions(+) create mode 100644 include/dt-bindings/clock/nvidia,tegra238.h diff --git a/include/dt-bindings/clock/nvidia,tegra238.h b/include/dt-bindings/clock/nvidia,tegra238.h new file mode 100644 index 000000000000..31313302d9ef --- /dev/null +++ b/include/dt-bindings/clock/nvidia,tegra238.h @@ -0,0 +1,279 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* Copyright (c) 2026, NVIDIA CORPORATION. All rights reserved. */ + +#ifndef DT_BINDINGS_CLOCK_NVIDIA_TEGRA238_H +#define DT_BINDINGS_CLOCK_NVIDIA_TEGRA238_H + +#define TEGRA238_CLK_ACLK 1 +#define TEGRA238_CLK_ACTMON 2 +#define TEGRA238_CLK_ADSP 3 +#define TEGRA238_CLK_ADSPNEON 4 +#define TEGRA238_CLK_AHUB 5 +#define TEGRA238_CLK_AON_APB 6 +#define TEGRA238_CLK_AON_CPU_NIC 7 +#define TEGRA238_CLK_AON_I2C_SLOW 8 +#define TEGRA238_CLK_AON_NIC 9 +#define TEGRA238_CLK_AON_TOUCH 10 +#define TEGRA238_CLK_APB2APE 11 +#define TEGRA238_CLK_APE 12 +#define TEGRA238_CLK_AUD_MCLK 13 +#define TEGRA238_CLK_AXI_CBB 14 +#define TEGRA238_CLK_AZA_2XBIT 15 +#define TEGRA238_CLK_AZA_BIT 16 +#define TEGRA238_CLK_BPMP_CPU 17 +#define TEGRA238_CLK_BPMP_CPU_NIC 18 +#define TEGRA238_CLK_CLK_32K 19 +#define TEGRA238_CLK_CLK_M 20 +#define TEGRA238_CLK_CSITE 21 +#define TEGRA238_CLK_DBGAPB 22 +#define TEGRA238_CLK_DISP 23 +#define TEGRA238_CLK_DISPHUBPLL 24 +#define TEGRA238_CLK_DISPPLL 25 +#define TEGRA238_CLK_DISP_ROOT 26 +#define TEGRA238_CLK_DMIC1 27 +#define TEGRA238_CLK_DMIC3 28 +#define TEGRA238_CLK_DMIC4 29 +#define TEGRA238_CLK_DMIC5 30 +#define TEGRA238_CLK_DPAUX 31 +#define TEGRA238_CLK_DP_LINK_REF 32 +#define TEGRA238_CLK_DSC 33 +#define TEGRA238_CLK_DSIPLL_CLKOUTA 34 +#define TEGRA238_CLK_DSIPLL_CLKOUTPN 35 +#define TEGRA238_CLK_DSIPLL_VCO 36 +#define TEGRA238_CLK_DSI_CORE 37 +#define TEGRA238_CLK_DSI_LP 38 +#define TEGRA238_CLK_DSI_PAD_INPUT 39 +#define TEGRA238_CLK_DSI_PIXEL 40 +#define TEGRA238_CLK_DSPK1 41 +#define TEGRA238_CLK_DSPK2 42 +#define TEGRA238_CLK_EMC 43 +#define TEGRA238_CLK_EMCHUB 44 +#define TEGRA238_CLK_EMCSA_EMC 45 +#define TEGRA238_CLK_EMCSA_MC 46 +#define TEGRA238_CLK_EMCSA_MPLL 47 +#define TEGRA238_CLK_EMCSB_EMC 48 +#define TEGRA238_CLK_EMCSB_MC 49 +#define TEGRA238_CLK_EMCSB_MPLL 50 +#define TEGRA238_CLK_EXTPERIPH1 51 +#define TEGRA238_CLK_EXTPERIPH2 52 +#define TEGRA238_CLK_EXTPERIPH3 53 +#define TEGRA238_CLK_EXTPERIPH4 54 +#define TEGRA238_CLK_FDE 55 +#define TEGRA238_CLK_FR_SE 56 +#define TEGRA238_CLK_FR_SEU1 57 +#define TEGRA238_CLK_FUSE 58 +#define TEGRA238_CLK_FUSE_BURN 59 +#define TEGRA238_CLK_FUSE_SERIAL 60 +#define TEGRA238_CLK_GPC0CLK 61 +#define TEGRA238_CLK_GPU_PWR 62 +#define TEGRA238_CLK_HOST1X 63 +#define TEGRA238_CLK_HUB 64 +#define TEGRA238_CLK_HUB_ROOT 65 +#define TEGRA238_CLK_I2C1 66 +#define TEGRA238_CLK_I2C2 67 +#define TEGRA238_CLK_I2C3 68 +#define TEGRA238_CLK_I2C4 69 +#define TEGRA238_CLK_I2C5 70 +#define TEGRA238_CLK_I2C6 71 +#define TEGRA238_CLK_I2C7 72 +#define TEGRA238_CLK_I2C8 73 +#define TEGRA238_CLK_I2C9 74 +#define TEGRA238_CLK_I2C_SLOW 75 +#define TEGRA238_CLK_I2S1 76 +#define TEGRA238_CLK_I2S1_SYNC_INPUT 77 +#define TEGRA238_CLK_I2S2 78 +#define TEGRA238_CLK_I2S2_SYNC_INPUT 79 +#define TEGRA238_CLK_I2S3 80 +#define TEGRA238_CLK_I2S3_SYNC_INPUT 81 +#define TEGRA238_CLK_I2S4 82 +#define TEGRA238_CLK_I2S4_SYNC_INPUT 83 +#define TEGRA238_CLK_I2S5 84 +#define TEGRA238_CLK_I2S5_SYNC_INPUT 85 +#define TEGRA238_CLK_I2S6 86 +#define TEGRA238_CLK_I2S6_SYNC_INPUT 87 +#define TEGRA238_CLK_JTAG_INTFC_PRE_CG 88 +#define TEGRA238_CLK_LA 89 +#define TEGRA238_CLK_LINKA_SYM_CLKOUT 90 +#define TEGRA238_CLK_LINKF_SYM_CLKOUT 91 +#define TEGRA238_CLK_MAUD 92 +#define TEGRA238_CLK_MCHUB 93 +#define TEGRA238_CLK_MIPI_CAL 94 +#define TEGRA238_CLK_MPHY_CORE_PLL_FIXED 95 +#define TEGRA238_CLK_MPHY_FORCE_LS_MODE 96 +#define TEGRA238_CLK_MPHY_L0_RX_ANA 97 +#define TEGRA238_CLK_MPHY_L0_RX_HS_SYMB_DIV 98 +#define TEGRA238_CLK_MPHY_L0_RX_LS_BIT 99 +#define TEGRA238_CLK_MPHY_L0_RX_LS_BIT_DIV 100 +#define TEGRA238_CLK_MPHY_L0_RX_LS_SYMB_DIV 101 +#define TEGRA238_CLK_MPHY_L0_RX_MUX_SYMB_DIV 102 +#define TEGRA238_CLK_MPHY_L0_RX_SYMB 103 +#define TEGRA238_CLK_MPHY_L0_TX_2X_SYMB 104 +#define TEGRA238_CLK_MPHY_L0_TX_HS_SYMB_DIV 105 +#define TEGRA238_CLK_MPHY_L0_TX_LS_3XBIT 106 +#define TEGRA238_CLK_MPHY_L0_TX_LS_3XBIT_DIV 107 +#define TEGRA238_CLK_MPHY_L0_TX_LS_SYMB_DIV 108 +#define TEGRA238_CLK_MPHY_L0_TX_MUX_SYMB_DIV 109 +#define TEGRA238_CLK_MPHY_L0_TX_PRE_SYMB 110 +#define TEGRA238_CLK_MPHY_L0_TX_SYMB 111 +#define TEGRA238_CLK_MPHY_L1_RX_ANA 112 +#define TEGRA238_CLK_MPHY_TX_1MHZ_REF 113 +#define TEGRA238_CLK_MSS_ENCRYPT 114 +#define TEGRA238_CLK_NAFLL_BPMP 115 +#define TEGRA238_CLK_NAFLL_CLUSTER0_CORE 116 +#define TEGRA238_CLK_NAFLL_CLUSTER0_DSU 117 +#define TEGRA238_CLK_NAFLL_FDE 118 +#define TEGRA238_CLK_NAFLL_GPC0 119 +#define TEGRA238_CLK_NAFLL_NVDEC 120 +#define TEGRA238_CLK_NAFLL_NVENC 121 +#define TEGRA238_CLK_NAFLL_OFA 122 +#define TEGRA238_CLK_NAFLL_SE 123 +#define TEGRA238_CLK_NAFLL_SEU1 124 +#define TEGRA238_CLK_NAFLL_TSEC 125 +#define TEGRA238_CLK_NAFLL_VIC 126 +#define TEGRA238_CLK_NVDEC 127 +#define TEGRA238_CLK_NVDISPLAY_P0 128 +#define TEGRA238_CLK_NVDISPLAY_P1 129 +#define TEGRA238_CLK_NVENC 130 +#define TEGRA238_CLK_OFA 131 +#define TEGRA238_CLK_OSC 132 +#define TEGRA238_CLK_PEX0_C0_CORE 133 +#define TEGRA238_CLK_PEX0_C1_CORE 134 +#define TEGRA238_CLK_PEX0_C2_CORE 135 +#define TEGRA238_CLK_PEX0_C3_CORE 136 +#define TEGRA238_CLK_PEX_SATA_USB_RX_BYP 137 +#define TEGRA238_CLK_PEX_USB_PAD_PLL0_MGMT 138 +#define TEGRA238_CLK_PEX_USB_PAD_PLL1_MGMT 139 +#define TEGRA238_CLK_PEX_USB_PAD_PLL2_MGMT 140 +#define TEGRA238_CLK_PEX_USB_PAD_PLL3_MGMT 141 +#define TEGRA238_CLK_PLLA 142 +#define TEGRA238_CLK_PLLA1 143 +#define TEGRA238_CLK_PLLA1_OUT1 144 +#define TEGRA238_CLK_PLLAON 145 +#define TEGRA238_CLK_PLLA_DISP 146 +#define TEGRA238_CLK_PLLA_DISPHUB 147 +#define TEGRA238_CLK_PLLA_DIV2 148 +#define TEGRA238_CLK_PLLA_OUT0 149 +#define TEGRA238_CLK_PLLC 150 +#define TEGRA238_CLK_PLLC2 151 +#define TEGRA238_CLK_PLLC4 152 +#define TEGRA238_CLK_PLLC4_MUXED 153 +#define TEGRA238_CLK_PLLC4_OUT1 154 +#define TEGRA238_CLK_PLLC4_OUT2 155 +#define TEGRA238_CLK_PLLC4_VCO_DIV2 156 +#define TEGRA238_CLK_PLLE 157 +#define TEGRA238_CLK_PLLE_HPS 158 +#define TEGRA238_CLK_PLLHUB 159 +#define TEGRA238_CLK_PLLP 160 +#define TEGRA238_CLK_PLLP_AUDIO 161 +#define TEGRA238_CLK_PLLP_DIV17 162 +#define TEGRA238_CLK_PLLP_OUT0 163 +#define TEGRA238_CLK_PLLP_OUT_JTAG 164 +#define TEGRA238_CLK_PLLREFE_VCOOUT 165 +#define TEGRA238_CLK_PLLREFE_VCOOUT_GATED 166 +#define TEGRA238_CLK_PPC 167 +#define TEGRA238_CLK_PRE_SF0 168 +#define TEGRA238_CLK_PRE_SOR0 169 +#define TEGRA238_CLK_PRE_SOR0_REF 170 +#define TEGRA238_CLK_PRE_SOR1 171 +#define TEGRA238_CLK_PRE_SOR1_REF 172 +#define TEGRA238_CLK_PWM1 173 +#define TEGRA238_CLK_PWM2 174 +#define TEGRA238_CLK_PWM3 175 +#define TEGRA238_CLK_PWM4 176 +#define TEGRA238_CLK_PWM5 177 +#define TEGRA238_CLK_PWM6 178 +#define TEGRA238_CLK_PWM7 179 +#define TEGRA238_CLK_PWM8 180 +#define TEGRA238_CLK_QSPI0_2X_PM 181 +#define TEGRA238_CLK_QSPI0_PM 182 +#define TEGRA238_CLK_RG0 183 +#define TEGRA238_CLK_RG1 184 +#define TEGRA238_CLK_SDMMC1 185 +#define TEGRA238_CLK_SDMMC4 186 +#define TEGRA238_CLK_SDMMC4_AXICIF 187 +#define TEGRA238_CLK_SDMMC_LEGACY_TM 188 +#define TEGRA238_CLK_SE 189 +#define TEGRA238_CLK_SEU1 190 +#define TEGRA238_CLK_SF0 191 +#define TEGRA238_CLK_SF0_POSTMUX 192 +#define TEGRA238_CLK_SF1 193 +#define TEGRA238_CLK_SF1_POSTMUX 194 +#define TEGRA238_CLK_SOC_THERM 195 +#define TEGRA238_CLK_SOR0 196 +#define TEGRA238_CLK_SOR0_PAD_CLKOUT 197 +#define TEGRA238_CLK_SOR0_PLL_REF 198 +#define TEGRA238_CLK_SOR0_REF 199 +#define TEGRA238_CLK_SOR1 200 +#define TEGRA238_CLK_SOR1_PAD_CLKOUT 201 +#define TEGRA238_CLK_SOR1_PLL_REF 202 +#define TEGRA238_CLK_SOR1_REF 203 +#define TEGRA238_CLK_SOR_SAFE 204 +#define TEGRA238_CLK_SPI1 205 +#define TEGRA238_CLK_SPI2 206 +#define TEGRA238_CLK_SPI3 207 +#define TEGRA238_CLK_SPI4 208 +#define TEGRA238_CLK_SPI5 209 +#define TEGRA238_CLK_SPPLL0_CLKOUTA 210 +#define TEGRA238_CLK_SPPLL0_CLKOUTB 211 +#define TEGRA238_CLK_SPPLL0_CLKOUTPN 212 +#define TEGRA238_CLK_SPPLL0_DIV10 213 +#define TEGRA238_CLK_SPPLL0_DIV25 214 +#define TEGRA238_CLK_SPPLL0_DIV27PN 215 +#define TEGRA238_CLK_SPPLL0_VCO 216 +#define TEGRA238_CLK_SPPLL1_CLKOUTPN 217 +#define TEGRA238_CLK_SPPLL1_DIV27PN 218 +#define TEGRA238_CLK_SPPLL1_VCO 219 +#define TEGRA238_CLK_SYNC_DMIC1 220 +#define TEGRA238_CLK_SYNC_DMIC3 221 +#define TEGRA238_CLK_SYNC_DMIC4 222 +#define TEGRA238_CLK_SYNC_DSPK1 223 +#define TEGRA238_CLK_SYNC_DSPK2 224 +#define TEGRA238_CLK_SYNC_I2S1 225 +#define TEGRA238_CLK_SYNC_I2S2 226 +#define TEGRA238_CLK_SYNC_I2S3 227 +#define TEGRA238_CLK_SYNC_I2S4 228 +#define TEGRA238_CLK_SYNC_I2S5 229 +#define TEGRA238_CLK_SYNC_I2S6 230 +#define TEGRA238_CLK_TACH0 231 +#define TEGRA238_CLK_TACH1 232 +#define TEGRA238_CLK_TSC 233 +#define TEGRA238_CLK_TSC_REF 234 +#define TEGRA238_CLK_TSEC 235 +#define TEGRA238_CLK_TSEC_PKA 236 +#define TEGRA238_CLK_TSENSE 237 +#define TEGRA238_CLK_UARTA 238 +#define TEGRA238_CLK_UARTB 239 +#define TEGRA238_CLK_UARTC 240 +#define TEGRA238_CLK_UARTD 241 +#define TEGRA238_CLK_UARTE 242 +#define TEGRA238_CLK_UARTF 243 +#define TEGRA238_CLK_UARTG 244 +#define TEGRA238_CLK_UARTH 245 +#define TEGRA238_CLK_UART_FST_MIPI_CAL 246 +#define TEGRA238_CLK_UFSDEV_REF 247 +#define TEGRA238_CLK_UFSHC 248 +#define TEGRA238_CLK_UPHY_PLL3 249 +#define TEGRA238_CLK_USB2_TRK 250 +#define TEGRA238_CLK_UTMIPLL_CLKOUT48 251 +#define TEGRA238_CLK_UTMIPLL_CLKOUT480 252 +#define TEGRA238_CLK_UTMIP_PLL 253 +#define TEGRA238_CLK_VIC 254 +#define TEGRA238_CLK_VPLL0 255 +#define TEGRA238_CLK_VPLL0_REF 256 +#define TEGRA238_CLK_VPLL1 257 +#define TEGRA238_CLK_XUSB_CORE_DEV 258 +#define TEGRA238_CLK_XUSB_CORE_HOST 259 +#define TEGRA238_CLK_XUSB_CORE_MUX 260 +#define TEGRA238_CLK_XUSB_CORE_SS 261 +#define TEGRA238_CLK_XUSB_FALCON 262 +#define TEGRA238_CLK_XUSB_FALCON_HOST 263 +#define TEGRA238_CLK_XUSB_FALCON_SS 264 +#define TEGRA238_CLK_XUSB_FS 265 +#define TEGRA238_CLK_XUSB_FS_DEV 266 +#define TEGRA238_CLK_XUSB_FS_HOST 267 +#define TEGRA238_CLK_XUSB_HS_HSICP 268 +#define TEGRA238_CLK_XUSB_SS 269 +#define TEGRA238_CLK_XUSB_SS_DEV 270 +#define TEGRA238_CLK_XUSB_SS_SUPERSPEED 271 + +#endif /* DT_BINDINGS_CLOCK_NVIDIA_TEGRA238_H */ -- 2.43.0