From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793247592; b=nPBCmg11lTl20tn53mKOBdQgKXQukNdiLRVKzRmyL0sgm8AUlDxL5gu9Ll3ZyVnh4LKL 6yhdtmIQMomLq3GGenNEwFTyHW5aodG0GxIDMDa+mCX1p4IUatGik5njIbNMgS4kAH1Ij 3ERu6u4lDBKh3K6WGsGX2J+VGoo+htgyTPu63u9hgoiCotVWIo1SIycsrRXmEv0ymBUNu 8ob2fGXmUHB0atLDJTyhXDxFH++zCd/6QFVRk05tXcO24cpWI66y1O45F/oaqRIrxijGe LflWQO5wWvCe4ygGGZVtxwOMWZIaTs3OZ3MtjuxBuVrsGAUDkXV93UjZ6Nm+3YFWsIg== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793247592; h=DMARC-Filter:Received:DKIM-Signature:Received:Received: DKIM-Signature:X-Google-DKIM-Signature:X-Forwarded-Encrypted: X-Gm-Message-State:X-Gm-Gg:X-Received:X-Received:Received:From:Date: Subject:MIME-Version:Content-Type:Content-Transfer-Encoding: Message-Id:References:In-Reply-To:To:Cc:X-Mailer: X-Developer-Signature:X-Developer-Key:X-Proofpoint-GUID: X-Proofpoint-Spam-Details-Enc:X-Authority-Analysis: X-Proofpoint-ORIG-GUID:X-Proofpoint-Spam-Info: X-Proofpoint-Virus-Version:X-Proofpoint-Spam-Details; bh=rEbY41YsVheZzdYrsvwCvwskR/iVkvycxy1h1Iiep0Y=; b=H3gyaanfL80xbRasesZjPQK5SxCmtd/QKVR+Rt0pFbyFYBJ9Oc/9F6S1/nU/PvqOAOJs j+kReQwMxCaiQM4YHopiu7WDq2hxt7f38uKjpSUfTzw0iFDsI32j8S+5kVSPrEMd61BQE jzYAK3169qq9tKZBTmvvf9t5nvWA0W1Rs1Vb/fPzj74tSGEttU8tTJpA+SoHIvN8y6EWb W8YRDAyCH92iuAyHbkoVMznifUCYGBl/Vb1vrGE1MciHBXuo6e17k+N53WyCVz+M9l47A tRoH+sfRNMlsl2Yu2XloieDzdDM9PR+n6G3IlBsMiZ3hmz1b9PmYsUdgrMDGc+rNwLw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=GXXQF3GC; dkim=pass header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=DbcxI7pD; arc=none smtp.remote-ip=205.220.168.131 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 86ECB606A32F for ; Thu, 29 Oct 2026 04:19:52 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 86ECB606A32F Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=GXXQF3GC; dkim=pass (2048-bit key, unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=DbcxI7pD Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 69T1jdPE1340377 for ; Thu, 29 Oct 2026 04:19:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rEbY41YsVheZzdYrsvwCvwskR/iVkvycxy1h1Iiep0Y=; b=GXXQF3GC71loMgO9 snmuMQ7oBYW67RHkDBMsWTm2LbPNoJqAuktcgn9lQRo8aw0FZvHn4mcrQZ2yCM7q ATYtJQmcKzHqMhUcDxTcEsCkYI1072xTV5kg7AVtyvQ7s4OGquz6dmN0Z3Bvk8hr 0Iltac6eRsx9naS+8nU3BqC2HszZsZ/eemOwXne3jdhY4rniIHHAEQGpBWjQDCxZ 71InPbeKyMPV3Ryb+OpAjoW+8zYQ1q4Ut0E/x3otARSAi7zpP/cewQKC+5aAnM7A VBzCfAzFXwYLrzvjU56X/fW/Wu64rpC4yq6cCL91M+mCfzHaAio7jnTIg1AuD1nj yJdlQA== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hkhtnk90u-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 29 Oct 2026 04:19:51 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-30c0d568830so3413393eec.1 for ; Wed, 28 Oct 2026 21:19:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1793247591; x=1793852391; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=rEbY41YsVheZzdYrsvwCvwskR/iVkvycxy1h1Iiep0Y=; b=DbcxI7pDRZZPKiqyamaYPyjurvzpHLY41PuCtng4Bp0He9cO6PERCWOvyJ4esrp64Z 97fl8OZW5K4K7ksfayuVfyLbffU16VbpQJCWqWHgXa2mTOA8JbQPeFK+t10P7eY/XQKe milhy9RS4c7B32B9Be+JsKoyP7OIT5iznjVPyXZgKjQfm+SkgBa0xH0SH7Ejp9rYG8IH T1oqGGVpv8odKAFmYBucXsNvsZeNr9X1eKt2Rhtp6Mqiz7tOPt5+kj2YdC/XgN0LxmQD HyUDYTUkexuukhGv+uC2pXoIV96ZAebCCXKVL5Aeen9/1aJFP/CRY48fYikjqQ2mvZNK X4KQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793247591; x=1793852391; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=rEbY41YsVheZzdYrsvwCvwskR/iVkvycxy1h1Iiep0Y=; b=k0PwN7CtBki5HLGp4joOyt5fzI9vRzXUWZg8kNy7C63ni02TVlCXEf9ppU/d41MUkZ n25OspBlpN8HvB11HfjZeBnCeKvmgha2MaIBJ7vS8os7iuGKKV6qVcm0U55slEYQ7ouv xjFn5iq2HE4gWoRbCq0NDqjwXs7QLgsRQPybrmHnAvxzYTDVFF+5yoAeEWKv4M4rpscZ bu0fxFjKHWf53D/4UWN+/5KCIyJlE5SqEghHKHlwXdsYKLsg246ypokbxLdh0lYonQBN Vs92yZxbKlG3ThI6hpq7J5N2HX7mP5ZO+9ing8Mrw4OUNBCyedfMwIVDXl9GxIYgUXfS u6jw== X-Forwarded-Encrypted: i=1; AKwUvBx7k31g6kAoyoPJpCLIUQM0n1Jv6xDZ+FdhBgCiWYNltMhQKJOWMwieY0HnoimBUMETYb71luyANNELROI=@vger.kernel.org X-Gm-Message-State: AFq9FYJaRE4sJYZ85IhizETULmIzkSW5LGJ3DCvWQnNECDhagd5buJ3Q sISVXT0+vhzuhNgjME1EOoGLybi+nP8MhtY62nrV+6kvx7png0z981ddXD4PZksRNhPUstTVCjn Zf38CM3Vi28+oxhQ/UAe+i6OJlt0Sfy7AcXcRci3Q0zlxE6Ji1okj8nRoF+O7Q6BPjBc= X-Gm-Gg: AYBFou3kYIv0hm23+pe2uUwZj33wIv5/YmTig/QRwRODsveR8ZBwMgrxAc3cznT4t92 fLZghlJnuu+1qSjHzuUy9SGP8hqZ327ob2J9Qve6BZOgbTvmDa7jXOiedxOeLtZazvckUZ/DmXE o4LhC0vyIayTsBODzNooUDVWkoTkYvZGTrTjTh+xXnPAr0JCiorSc0DgMpBfdJGv7XGqPYbawWH mddbsjHdZVtIFPxptnf1CYws7Nrl+w76hNRMPm6vAWrlXfeTwEBgtV+M671lcUZHrjfs/XHpJth VbIFiNLiDdhYEFT0HDT8keWBF6ffN+J9lMtPeLOUxOMeWpH+bKMS5YCWtCXDXEnBWynFhuTHW5m +9tRWkZ3Ew8JsMeMtQohz+aJRiKHosPo1ZEl71U6/4bu/DGuoudB2eDeYzVwL6DL3whhMSuO8kH lGobzByCY= X-Received: by 2002:a05:7300:f894:b0:369:a162:af96 with SMTP id 5a478bee46e88-36a2039ca38mr6257731eec.17.1793247590823; Wed, 28 Oct 2026 21:19:50 -0700 (PDT) X-Received: by 2002:a05:7300:f894:b0:369:a162:af96 with SMTP id 5a478bee46e88-36a2039ca38mr6257688eec.17.1793247590027; Wed, 28 Oct 2026 21:19:50 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-36a237be80csm27504539eec.2.2026.10.28.21.19.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Oct 2026 21:19:49 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Thu, 29 Oct 2026 09:49:28 +0530 Subject: [PATCH v7 2/3] PCI: dwc: Force L2 link entry on shutdown/reboot without D3cold check X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20261029-shutdown-v7-2-3fd7a76a6991@oss.qualcomm.com> References: <20261029-shutdown-v7-0-3fd7a76a6991@oss.qualcomm.com> In-Reply-To: <20261029-shutdown-v7-0-3fd7a76a6991@oss.qualcomm.com> To: Jingoo Han , Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas Cc: konrad.dybcio@oss.qualcomm.com, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1793247578; l=8264; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=wbV9rrwWR2G+Za98K3S+aHq+nCTGmFr3PDk/SAK1uBE=; b=fbIIseNWjxQ+FttSGUJukWR7PZ3KrbXpuZI26A9Q2C2tLrvBvOyovPQaYoojGUdkhwRRVHSVa omm5c1V/xK4AmiXmeB16bYYnmggaujEr+teNRdn4/75sYS8RlDyXWJX X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-GUID: L9WIzT-N9ZEU-68KePYHWS9lcg6RfR3U X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDI5MDAxNSBTYWx0ZWRfX+zW3CF1u6ylX JN2vzoP94seE3l2ekXlf/2GFkIgvc3f9wYjysO5YLG5hMZYdlNk9AV7LTZF6A9UiFJp4WVSazkU FM5afnE0GLRngw2rgyqSbfIjkc0dTdB2zy67WfvTmVBU+K1f3LUItdYJvmCNJ4GugCw1tqf0Tlj 16skANH8wXbCiF8Ga/Hyda5EfShHmMXxpz2ysdBvB07fM4Nmva4KzMMkltLOQ6dmx+DGsmLgqV4 gjSS2HRv0xIZcZSzF8VVvHp7SUUzJ5F2HJW/gW2nEyy/L9bhe97q7+rvQ0WWLYDM7+dxvNDR+sL paWTe1La83j122SHCYZhZzT5z7dLFdsrS8BwHJ6SRt6blP8s8Uth62NEQ/ssdoLba3s4epN7WVP /X88Jqz6+rrTqKo6Lam8wJ1KbNuxr3nQjM2NZxonTWloqDHXJbjD1jbbhXuazGXADopA9Gz9JcV +4DWmB4Fzc7Mc3wHrDA== X-Authority-Analysis: v=2.4 cv=c/A+0h9l c=1 sm=1 tr=0 ts=6ae2c967 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=-MHXjDPJGaOMKVajueQA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-ORIG-GUID: L9WIzT-N9ZEU-68KePYHWS9lcg6RfR3U X-Proofpoint-Spam-Info: AW1haW4tMjYxMDI5MDAxNSBTYWx0ZWRfX+sArEbZMstDm GHg3+6o7J3CIcVXC25AgUpG3O2InGlIfbSRu+ZwHuV0DIfipJVCS2fCwrn1d98NHWnI35SBicML dM/LaSPsv6Qm1s+gCxSQjSsoeKOJDmE= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.138,FMLib:17.12.100.49 definitions=2026-10-29_01,2026-10-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 priorityscore=1501 impostorscore=0 bulkscore=0 lowpriorityscore=0 phishscore=0 adultscore=0 clxscore=1015 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2610190000 definitions=main-2610290015 dw_pcie_suspend_noirq() normally calls pci_host_common_d3cold_possible() to check whether every downstream endpoint can be put into D3cold before bothering to move the link to L2. If no endpoint supports it, the function returns early and leaves the link up. Querying D3cold support during shutdown is actively harmful, not just slow: pci_host_common_d3cold_possible() requires every active endpoint to already be in PCI_D3hot, and returns false otherwise. If any endpoint is still in D0 -- which is common, since endpoint drivers aren't guaranteed to have suspended by the time the host's shutdown path runs the check fails and dw_pcie_suspend_noirq() returns early without ever moving the link to L2, leaving it up right up to the point where the system cuts power/clocks to the controller. Add a force parameter to dw_pcie_suspend_noirq() that callers set explicitly to force this behavior, still call pci_host_common_d3cold_possible() unconditionally, since it's also how pme_capable gets set, but ignore its return value and force L2 entry regardless when force is set. Signed-off-by: Krishna Chaitanya Chundru --- drivers/pci/controller/dwc/pci-imx6.c | 2 +- drivers/pci/controller/dwc/pci-layerscape.c | 2 +- drivers/pci/controller/dwc/pcie-designware-host.c | 9 ++++----- drivers/pci/controller/dwc/pcie-designware.h | 4 ++-- drivers/pci/controller/dwc/pcie-eswin.c | 2 +- drivers/pci/controller/dwc/pcie-nxp-s32g.c | 2 +- drivers/pci/controller/dwc/pcie-qcom.c | 2 +- drivers/pci/controller/dwc/pcie-rcar-gen4.c | 2 +- drivers/pci/controller/dwc/pcie-stm32.c | 2 +- drivers/pci/controller/dwc/pcie-ultrarisc.c | 2 +- 10 files changed, 14 insertions(+), 15 deletions(-) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c index 83fbd998551d..1f2b942e8423 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -1788,7 +1788,7 @@ static int imx_pcie_suspend_noirq(struct device *dev) imx_pcie_assert_perst(imx_pcie, true); imx_pcie->drvdata->enable_ref_clk(imx_pcie, false); } else { - return dw_pcie_suspend_noirq(imx_pcie->pci); + return dw_pcie_suspend_noirq(imx_pcie->pci, false); } return 0; diff --git a/drivers/pci/controller/dwc/pci-layerscape.c b/drivers/pci/controller/dwc/pci-layerscape.c index 7f37a0537159..bfed194834d4 100644 --- a/drivers/pci/controller/dwc/pci-layerscape.c +++ b/drivers/pci/controller/dwc/pci-layerscape.c @@ -382,7 +382,7 @@ static int ls_pcie_suspend_noirq(struct device *dev) if (!pcie->drvdata->pm_support) return 0; - return dw_pcie_suspend_noirq(pcie->pci); + return dw_pcie_suspend_noirq(pcie->pci, false); } static int ls_pcie_resume_noirq(struct device *dev) diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c index 869a39107a81..e4d47999613c 100644 --- a/drivers/pci/controller/dwc/pcie-designware-host.c +++ b/drivers/pci/controller/dwc/pcie-designware-host.c @@ -1235,23 +1235,22 @@ static int dw_pcie_pme_turn_off(struct dw_pcie *pci) return 0; } -int dw_pcie_suspend_noirq(struct dw_pcie *pci) +int dw_pcie_suspend_noirq(struct dw_pcie *pci, bool force) { - bool d3cold, pme_capable = false; + bool d3cold_possible, pme_capable = false; int ret = 0; u32 val; if (!dw_pcie_link_up(pci)) goto stop_link; - d3cold = pci_host_common_d3cold_possible(pci->pp.bridge, &pme_capable); - /* * Enter L2 if D3cold is possible, or if the platform loses RC power * during suspend (in which case L2 entry is required to notify * endpoints before power loss, regardless of D3cold support). */ - if (!d3cold && !pci->pp.suspend_poweroff) + d3cold_possible = pci_host_common_d3cold_possible(pci->pp.bridge, &pme_capable); + if (!d3cold_possible && !force && !pci->pp.suspend_poweroff) return 0; if (pci->pp.ops->pme_turn_off) { diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h index 6d788aa00011..4905932cfaf9 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -861,7 +861,7 @@ static inline enum dw_pcie_ltssm dw_pcie_get_ltssm(struct dw_pcie *pci) const char *dw_pcie_ltssm_status_string(enum dw_pcie_ltssm ltssm); #ifdef CONFIG_PCIE_DW_HOST -int dw_pcie_suspend_noirq(struct dw_pcie *pci); +int dw_pcie_suspend_noirq(struct dw_pcie *pci, bool force); int dw_pcie_resume_noirq(struct dw_pcie *pci); void dw_handle_msi_irq(struct dw_pcie_rp *pp); void dw_pcie_msi_init(struct dw_pcie_rp *pp); @@ -874,7 +874,7 @@ int dw_pcie_allocate_msi_domains(struct dw_pcie_rp *pp); void __iomem *dw_pcie_own_conf_map_bus(struct pci_bus *bus, unsigned int devfn, int where); #else -static inline int dw_pcie_suspend_noirq(struct dw_pcie *pci) +static inline int dw_pcie_suspend_noirq(struct dw_pcie *pci, bool force) { return 0; } diff --git a/drivers/pci/controller/dwc/pcie-eswin.c b/drivers/pci/controller/dwc/pcie-eswin.c index 1bb44696057e..21d077172724 100644 --- a/drivers/pci/controller/dwc/pcie-eswin.c +++ b/drivers/pci/controller/dwc/pcie-eswin.c @@ -367,7 +367,7 @@ static int eswin_pcie_suspend_noirq(struct device *dev) { struct eswin_pcie *pcie = dev_get_drvdata(dev); - return dw_pcie_suspend_noirq(&pcie->pci); + return dw_pcie_suspend_noirq(&pcie->pci, false); } static int eswin_pcie_resume_noirq(struct device *dev) diff --git a/drivers/pci/controller/dwc/pcie-nxp-s32g.c b/drivers/pci/controller/dwc/pcie-nxp-s32g.c index 386e44dd0477..cb9cc9327d85 100644 --- a/drivers/pci/controller/dwc/pcie-nxp-s32g.c +++ b/drivers/pci/controller/dwc/pcie-nxp-s32g.c @@ -365,7 +365,7 @@ static int s32g_pcie_suspend_noirq(struct device *dev) struct s32g_pcie *s32g_pp = dev_get_drvdata(dev); struct dw_pcie *pci = &s32g_pp->pci; - return dw_pcie_suspend_noirq(pci); + return dw_pcie_suspend_noirq(pci, false); } static int s32g_pcie_resume_noirq(struct device *dev) diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c index d903f10211c2..a7835e8a51e0 100644 --- a/drivers/pci/controller/dwc/pcie-qcom.c +++ b/drivers/pci/controller/dwc/pcie-qcom.c @@ -2464,7 +2464,7 @@ static int qcom_pcie_suspend_noirq(struct device *dev) if (!pcie) return 0; - ret = dw_pcie_suspend_noirq(pcie->pci); + ret = dw_pcie_suspend_noirq(pcie->pci, false); if (ret) return ret; diff --git a/drivers/pci/controller/dwc/pcie-rcar-gen4.c b/drivers/pci/controller/dwc/pcie-rcar-gen4.c index fceecbd16355..045d33ac61ea 100644 --- a/drivers/pci/controller/dwc/pcie-rcar-gen4.c +++ b/drivers/pci/controller/dwc/pcie-rcar-gen4.c @@ -1071,7 +1071,7 @@ static int rcar_gen4_pcie_suspend_noirq(struct device *dev) if (rcar->drvdata->mode != DW_PCIE_RC_TYPE) return 0; - return dw_pcie_suspend_noirq(&rcar->dw); + return dw_pcie_suspend_noirq(&rcar->dw, false); } static int rcar_gen4_pcie_resume_noirq(struct device *dev) diff --git a/drivers/pci/controller/dwc/pcie-stm32.c b/drivers/pci/controller/dwc/pcie-stm32.c index 349618ea5b9c..7b3a8c1b04a4 100644 --- a/drivers/pci/controller/dwc/pcie-stm32.c +++ b/drivers/pci/controller/dwc/pcie-stm32.c @@ -78,7 +78,7 @@ static int stm32_pcie_suspend_noirq(struct device *dev) struct stm32_pcie *stm32_pcie = dev_get_drvdata(dev); int ret; - ret = dw_pcie_suspend_noirq(&stm32_pcie->pci); + ret = dw_pcie_suspend_noirq(&stm32_pcie->pci, false); if (ret) return ret; diff --git a/drivers/pci/controller/dwc/pcie-ultrarisc.c b/drivers/pci/controller/dwc/pcie-ultrarisc.c index 523f454c6c52..59341682213c 100644 --- a/drivers/pci/controller/dwc/pcie-ultrarisc.c +++ b/drivers/pci/controller/dwc/pcie-ultrarisc.c @@ -193,7 +193,7 @@ static int ultrarisc_pcie_suspend_noirq(struct device *dev) if (pci->suspended) return 0; - ret = dw_pcie_suspend_noirq(pci); + ret = dw_pcie_suspend_noirq(pci, false); if (ret) return ret; -- 2.34.1