From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793395180; b=uzdzSmgOuzTa+5hfgqHC+bPDrkgp9gZjjH2nhNEvGJapFFFmhvZyg97qDILh7b0guW5V tjWc//uUQouXr/Rxj3SqgmuOQFLAsy2iR1sWMw5/GwPPZTnbK5FaHlq8k5QXeMR6wwdgs LpGXdRtVh18fOD/C/YMB6Ms3c/DQG/2wa5R9hIqkPJbFagIVKTcNCH2JBbsehaU1gTQ4D nES2k7odMfuW/4t6cYubFkEh1nhjTioalN+gEJ2GZlkskIgYKdw2jcPOUKyF56oUb2kAO VrzpkJ5LMxfZSUEbzUGUCSKqB38cvpKYBb5dZt39gMATRzFISZTnL5y9AzDYdAqMkQg== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793395180; h=DMARC-Filter:Received:DKIM-Signature:Received:Received: DKIM-Signature:X-Google-DKIM-Signature:X-Forwarded-Encrypted: X-Gm-Message-State:X-Gm-Gg:X-Received:X-Received:Received:From:To:Cc: Subject:Date:Message-ID:X-Mailer:In-Reply-To:References:MIME-Version: Content-Transfer-Encoding:X-Proofpoint-Spam-Info:X-Authority-Analysis: X-Proofpoint-Spam-Details-Enc:X-Proofpoint-ORIG-GUID: X-Proofpoint-GUID:X-Proofpoint-Virus-Version: X-Proofpoint-Spam-Details; bh=Sld4C/ABjXAzSUY9aFL2khUNYLOIcXkuhPaxg2YHG30=; b=thtpCZw2FIjN6FOvcEwzUJTJnKckc5lylC5mnPZSXDxxGvob3oGLaR6fxSQs7v0O9lyv Xa30A3aFZf5xQcCHZu9JjsrLK30aYF1FJnhuaGK7yyKvPIek2NoSJcGbDuR4BGyORjDfk EscLPzTzLLyXXi6vUh5X+YPuEcxPzAX8GZAyngcE0LHXHkLLdb7cJbakdFApYv2QBQ97E Jk5Rf2GVW//rg41g32C+yjrpJGydthdwKFVY9aHvfD7xKdqAsQ/wxyvtO8ussIGRfPuYV 6EqKvM/30OnBNGdgVVxvuMc90iIoIKrn18tWXlAEmydcaeV25EOpjn2KqqPgC/AY6MA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=XW4+bPJy; dkim=pass header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=bBWbiu55; arc=none smtp.remote-ip=205.220.168.131 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61134606A320 for ; Fri, 30 Oct 2026 21:19:40 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 61134606A320 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=XW4+bPJy; dkim=pass (2048-bit key, unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=bBWbiu55 Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 69ULAVlc1222873 for ; Fri, 30 Oct 2026 21:19:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=Sld4C/ABjXA zSUY9aFL2khUNYLOIcXkuhPaxg2YHG30=; b=XW4+bPJyZkVRBLgWWygnj52mnvP SzGH5SDeLCJNgjGBB1lWcJGo6vo+IZlxN7rQ7eu5mHbNdTcUvVs9PgSZEMp2LEkI srrRRs29AD9/dKp2JgjouoPzXEwa7BZh1Z8uRnQm+QL3khC0L6RzkdHMpjhIl1mi 6vtiSo25yLonicZoEJPzDc/DhJCSjb8jLon98iuC1SYefIVr9i7yYqBxP6GNO0S2 4lzOkcSDUk7R6y42YK9YObSKMMNMSuVqC35V/SOMc5qF/Dz0AQdNjYXVFzKGqZfm I1+7li8YO13X19iAdfTbKrkqEi+Bn8r2ve+s1AvFjy2YUhYNxH5DBdalXYw== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hn2x080tw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 30 Oct 2026 21:19:39 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-89ff475a0deso1070628b3a.2 for ; Fri, 30 Oct 2026 14:19:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1793395179; x=1793999979; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Sld4C/ABjXAzSUY9aFL2khUNYLOIcXkuhPaxg2YHG30=; b=bBWbiu55sKqg/wKLdQt911BgR8ak+pqK4TqHiZ2ojJBLoasTUOP1byLeNbs6gzYV5z RdQdpzs2UjGWTTaFYKpsOWdux3Ehs5VPtlO4hs+8gCvTDAYwyyaqiF6OXS4FCYNChYkb L05nO2PywpSLMhcz7DH/KwLnaLAYyQVyOXgflodCvXzAIu6TpJD9iQCU3NKlplphjmWj uX3D7NUq+5Pw64VVmN1++s8N5XwBzzrjsQcYisxc2srRsP2sN0prdbIAElIQSjdyFqS7 jErWrgvW5EqlkoSz0IrOnoQGaPOG5Io5xNSt9MQWk4XC1sNh4RLuURk8A1vflyBkANwY tggA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793395179; x=1793999979; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Sld4C/ABjXAzSUY9aFL2khUNYLOIcXkuhPaxg2YHG30=; b=rOD6oA3UlmyZN4FZbxQAk7u+y5H5bBxRF9CwZbLWubmP+L0Ppc1l6H8qDtwQ8XLrPD Hyt5zvRTBJBTQCDd0S7E/f6eMrs5kh3TXvKebK4dhqJvJVN97P8mxZjWf6USySkTMXcC 5AZxQan822Ngo9yz9KRH7ILtsrVGMt/df1LXmAuU0fIcr6XUzO3ZXINZfGAkWVB5qSzK 3lNbY77PPGBmHNHz4hhrOLxwldqTAKDToef+fg3I3xx5qBenVtXorIKV+m6fFJuWOFUa xdPQ2wlvr1aro5z44gQAREKTkErq5RVeLM+pBLRjPwGistpWmo9M4LrNOaBtFyTBiyfY ra+g== X-Forwarded-Encrypted: i=1; AKwUvBzkojX8h26EwaFwhIFTOxm2bEgY7ixPOrZkJGDeCZQMP5KSN+/mmTixmbt14DtUHnScTfihIEdHmrGSffE=@vger.kernel.org X-Gm-Message-State: AFq9FYIirZaDL/WmmrDkBnndXGgilx6zQ6yL5CZNntnLgxxzTQHcEufr 6kgZoVjzsIid9my71dwLqmYQuvpzbIegvSUCBphtNHUdUnhkCJI/6JD1IhlKz28Ae/+MpWIfcL7 uxzGYhroF84tGblTh2Elk8ttaAXy+FULeN7vbjYtpF/nvcoFEB0uWAI7KSSsUnvX9EWc= X-Gm-Gg: AYBFou0IHuprj6/CclDx9Nym3iibdKv9m7oYaMhvgeiZSvEkpA9Lf2HDYwn425YoY/A qLCKJJh78HLT8OW8/nRWfeFEAk3rfsP3A+rWTE4b9bB8d/I/MpvcU03HUESAkQkXEdwgyO47IEc vBFJgCu9Ep5bcYQhFvfLtqaPZYXfCZ92gt6J9/4mzXvx9WIzFCuOe5BoO0FoKlcLpr3iAkHMzpJ ZKyI1sUU9nmwElioYuRNjNydTbcIUero8d2eg7AzPeO1gLWBhXCcdb20T2EyO3P79//qu/r3zFD EiZgf3TavI841pSlZbxtQM19bijQ0sF47ImwPMyTKFB7zy8sWLe9yKMAAm/zLxeuUjvq10IKF28 gjxAZ34FBlriyPRbXrjiXA9cQ26V/x0KbPzJ3rAbvAS0ZP6QteTIjZhKVHl75Sq2X0jLeXV8eD8 qAIAkcTbKHlSTTPZ/BhjAg2FY= X-Received: by 2002:a05:6a00:240d:b0:88d:3f61:20f3 with SMTP id d2e1a72fcca58-8a9beb688cdmr2994919b3a.54.1793395178661; Fri, 30 Oct 2026 14:19:38 -0700 (PDT) X-Received: by 2002:a05:6a00:240d:b0:88d:3f61:20f3 with SMTP id d2e1a72fcca58-8a9beb688cdmr2994902b3a.54.1793395178111; Fri, 30 Oct 2026 14:19:38 -0700 (PDT) Received: from localhost (c-67-168-198-145.hsd1.or.comcast.net. [67.168.198.145]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8aad9638149sm414530b3a.20.2026.10.30.14.19.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Oct 2026 14:19:37 -0700 (PDT) From: Rob Clark To: dri-devel@lists.freedesktop.org Cc: linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, Alexander Koskovich , Jie Zhang , Akhil P Oommen , Bhaskar Reddy Valluru , Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , linux-kernel@vger.kernel.org (open list) Subject: [PATCH v4 01/19] drm/msm: Import adreno_snapshot.h Date: Fri, 30 Oct 2026 14:18:03 -0700 Message-ID: <20261030211928.45761-2-robin.clark@oss.qualcomm.com> X-Mailer: git-send-email 2.56.0 In-Reply-To: <20261030211928.45761-1-robin.clark@oss.qualcomm.com> References: <20261030211928.45761-1-robin.clark@oss.qualcomm.com> X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Info: AW1haW4tMjYxMDMwMDA4NSBTYWx0ZWRfX8W7dC2au9I5o TvjdatB0g+J5UTJYUecINxXwbjO+VWMOnWDsnk9zdbZ5hK7tLuLZ6IsFmUIqh+5e571GKvwvQ9C Clsppmz9GK2gkMags26Ttiq5yX4zxmw= X-Authority-Analysis: v=2.4 cv=d4xgWhjE c=1 sm=1 tr=0 ts=6ae509eb cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=6Rn/7xRx7Ub4NEhlm8k1cw==:17 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=brQcgiZQOO_HO4CFPnwA:9 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDMwMDA4NSBTYWx0ZWRfX0sI50Mv3npIk iOM+l30iYa/fSUHAgM3lFu2/+0mlrXkO8xhbZy+PwIjwwWrHrUQ/1iQBqxIaQGDO3nvTGt16VrV ZYEKq6J3o8toII0gGMSZjCkHvz8YuEYMw97a42xqtvikrZz40fAcJkh7mCKDxwllDNfp7sBciNp JPiWTezDYfnnu1TDkLH3vNOJmnqJM9bIdXHmqekQXr4QzcQEeLOb4lK8+scolcdPUoOiJDcRW7k AlsO8oymTkvRu6pdmQfsjLXqXYB2HXrNB50NIvMuKpAHWEYqOnpan8gMykDwdHL/IPIP+nl5OKz 7C1icXZnfE0ZM9EaMqJTH22cNETFVuMbtTzmk820Tv0oU/en92eLN9D9NmtAnv1CPBVSFO2RVF6 3evHMzfR4SIXsJzJnskISML7NNGmkBY3y7HWN3W7y2GoPLKz0PL7y2dHwKvCj3hAmBrHBLED1so VBgKyft7PCt2dALrT0g== X-Proofpoint-ORIG-GUID: Q686_YGiZCT0q1dLiPXQUjHbG6nb0fPQ X-Proofpoint-GUID: Q686_YGiZCT0q1dLiPXQUjHbG6nb0fPQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.138,FMLib:17.12.100.49 definitions=2026-10-30_06,2026-10-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 impostorscore=0 spamscore=0 suspectscore=0 malwarescore=0 clxscore=1015 phishscore=0 adultscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2610300000 definitions=main-2610300085 Based on kgsl_snapshot.h from downstream KMD. We'll be re-using some of this for gen8 devcoredump. Tested-by: Alexander Koskovich # Milos (Nothing Phone 3a) Signed-off-by: Rob Clark --- drivers/gpu/drm/msm/adreno/adreno_snapshot.h | 321 +++++++++++++++++++ 1 file changed, 321 insertions(+) create mode 100644 drivers/gpu/drm/msm/adreno/adreno_snapshot.h diff --git a/drivers/gpu/drm/msm/adreno/adreno_snapshot.h b/drivers/gpu/drm/msm/adreno/adreno_snapshot.h new file mode 100644 index 000000000000..f9956e0bc1d5 --- /dev/null +++ b/drivers/gpu/drm/msm/adreno/adreno_snapshot.h @@ -0,0 +1,321 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#pragma once + +#include + +/* Snapshot header */ + +/* High word is static, low word is snapshot version ID */ +#define SNAPSHOT_MAGIC 0x504D0002 + +#define DEBUG_SECTION_SZ(_dwords) (((_dwords) * sizeof(unsigned int)) \ + + sizeof(struct adreno_snapshot_debug)) + +/* GPU ID scheme: + * [16:31] - core identifer (0x0002 for 2D or 0x0003 for 3D) + * [00:16] - GPU specific identifier + */ + +struct adreno_snapshot_header { + __u32 magic; /* Magic identifier */ + __u32 gpuid; /* GPU ID - see above */ + /* Added in snapshot version 2 */ + __u32 chipid; /* Chip ID from the GPU */ +} __packed; + +/* Section header */ +#define SNAPSHOT_SECTION_MAGIC 0xABCD + +struct adreno_snapshot_section_header { + __u16 magic; /* Magic identifier */ + __u16 id; /* Type of section */ + __u32 size; /* Size of the section including this header */ +} __packed; + +/* Section identifiers */ +#define ADRENO_SNAPSHOT_SECTION_OS 0x0101 +#define ADRENO_SNAPSHOT_SECTION_REGS 0x0201 +#define ADRENO_SNAPSHOT_SECTION_REGS_V2 0x0202 +#define ADRENO_SNAPSHOT_SECTION_RB_V2 0x0302 +#define ADRENO_SNAPSHOT_SECTION_IB_V2 0x0402 +#define ADRENO_SNAPSHOT_SECTION_INDEXED_REGS 0x0501 +#define ADRENO_SNAPSHOT_SECTION_INDEXED_REGS_V2 0x0502 +#define ADRENO_SNAPSHOT_SECTION_DEBUG 0x0901 +#define ADRENO_SNAPSHOT_SECTION_DEBUGBUS 0x0A01 +#define ADRENO_SNAPSHOT_SECTION_GPU_OBJECT_V2 0x0B02 +#define ADRENO_SNAPSHOT_SECTION_MEMLIST_V2 0x0E02 +#define ADRENO_SNAPSHOT_SECTION_SHADER 0x1201 +#define ADRENO_SNAPSHOT_SECTION_SHADER_V2 0x1202 +#define ADRENO_SNAPSHOT_SECTION_SHADER_V3 0x1203 +#define ADRENO_SNAPSHOT_SECTION_MVC 0x1501 +#define ADRENO_SNAPSHOT_SECTION_MVC_V2 0x1502 +#define ADRENO_SNAPSHOT_SECTION_MVC_V3 0x1503 +#define ADRENO_SNAPSHOT_SECTION_GMU_MEMORY 0x1701 +#define ADRENO_SNAPSHOT_SECTION_SIDE_DEBUGBUS 0x1801 +#define ADRENO_SNAPSHOT_SECTION_TRACE_BUFFER 0x1901 +#define ADRENO_SNAPSHOT_SECTION_EVENTLOG 0x1A01 + +#define ADRENO_SNAPSHOT_SECTION_END 0xFFFF + +/* OS sub-section header */ +#define ADRENO_SNAPSHOT_OS_LINUX_V4 0x00000203 + +/* Linux OS specific information */ +struct adreno_snapshot_linux_v4 { + int osid; /* subsection OS identifier */ + __u32 seconds; /* Unix timestamp for the snapshot */ + __u32 power_flags; /* Current power flags */ + __u32 power_level; /* Current power level */ + __u32 power_interval_timeout; /* Power interval timeout */ + __u32 grpclk; /* Current GP clock value */ + __u32 busclk; /* Current busclk value */ + __u64 ptbase; /* Current ptbase */ + __u64 ptbase_lpac; /* Current LPAC ptbase */ + __u32 pid; /* PID of the process that owns the PT */ + __u32 pid_lpac; /* PID of the LPAC process that owns the PT */ + __u32 current_context; /* ID of the current context */ + __u32 current_context_lpac; /* ID of the current LPAC context */ + __u32 ctxtcount; /* Number of contexts appended to section */ + unsigned char release[32]; /* kernel release */ + unsigned char version[32]; /* kernel version */ + unsigned char comm[16]; /* Name of the process that owns the PT */ + unsigned char comm_lpac[16]; /* Name of the LPAC process that owns the PT */ +} __packed; + +/* + * This structure contains a record of an active context. + * These are appended one after another in the OS section below + * the header above + */ +struct adreno_snapshot_linux_context_v2 { + __u32 id; /* The context ID */ + __u32 timestamp_queued; /* The last queued timestamp */ + __u32 timestamp_consumed; /* The last timestamp consumed by HW */ + __u32 timestamp_retired; /* The last timestamp retired by HW */ +}; + +/* Ringbuffer sub-section header */ +struct adreno_snapshot_rb_v2 { + int start; /* dword at the start of the dump */ + int end; /* dword at the end of the dump */ + int rbsize; /* Size (in dwords) of the ringbuffer */ + int wptr; /* Current index of the CPU write pointer */ + int rptr; /* Current index of the GPU read pointer */ + int count; /* Number of dwords in the dump */ + __u32 timestamp_queued; /* The last queued timestamp */ + __u32 timestamp_retired; /* The last timestamp retired by HW */ + __u64 gpuaddr; /* The GPU address of the ringbuffer */ + __u32 id; /* Ringbuffer identifier */ +} __packed; + +/* Replay or Memory list section, both sections have same header */ +struct adreno_snapshot_mem_list_v2 { + /* + * Number of IBs to replay for replay section or + * number of memory list entries for mem list section + */ + int num_entries; + /* Pagetable base to which the replay IBs or memory entries belong */ + __u64 ptbase; +} __packed; + +/* Indirect buffer sub-section header (v2) */ +struct adreno_snapshot_ib_v2 { + __u64 gpuaddr; /* GPU address of the IB */ + __u64 ptbase; /* Base for the pagetable the GPU address is valid in */ + __u64 size; /* Size of the IB */ +} __packed; + +/* GMU memory ID's */ +#define SNAPSHOT_GMU_MEM_UNKNOWN 0x00 +#define SNAPSHOT_GMU_MEM_HFI 0x01 +#define SNAPSHOT_GMU_MEM_LOG 0x02 +#define SNAPSHOT_GMU_MEM_BWTABLE 0x03 +#define SNAPSHOT_GMU_MEM_DEBUG 0x04 +#define SNAPSHOT_GMU_MEM_BIN_BLOCK 0x05 +#define SNAPSHOT_GMU_MEM_CONTEXT_QUEUE 0x06 +#define SNAPSHOT_GMU_MEM_HW_FENCE 0x07 +#define SNAPSHOT_GMU_MEM_WARMBOOT 0x08 +#define SNAPSHOT_GMU_MEM_VRB 0x09 +#define SNAPSHOT_GMU_MEM_TRACE 0x0a + +/* GMU memory section data */ +struct adreno_snapshot_gmu_mem { + int type; + uint64_t hostaddr; + uint64_t gmuaddr; + uint64_t gpuaddr; +} __packed; + +/* Register sub-section header */ +struct adreno_snapshot_regs { + __u32 count; /* Number of register pairs in the section */ +} __packed; + +/* Indexed register sub-section header */ +struct adreno_snapshot_indexed_regs { + __u32 index_reg; /* Offset of the index register for this section */ + __u32 data_reg; /* Offset of the data register for this section */ + int start; /* Starting index */ + int count; /* Number of dwords in the data */ +} __packed; + +struct adreno_snapshot_indexed_regs_v2 { + u32 index_reg; /* Offset of the index register for this section */ + u32 data_reg; /* Offset of the data register for this section */ + u32 start; /* Starting index */ + u32 count; /* Number of dwords in the data */ + u32 pipe_id; /* Id of pipe, BV, Br etc */ + u32 slice_id; /* Slice ID to be dumped */ +} __packed; + +/* MVC register sub-section header */ +struct adreno_snapshot_mvc_regs { + int ctxt_id; + int cluster_id; +} __packed; + +struct adreno_snapshot_mvc_regs_v2 { + int ctxt_id; + int cluster_id; + int pipe_id; + int location_id; +} __packed; + +struct adreno_snapshot_mvc_regs_v3 { + u32 ctxt_id; + u32 cluster_id; + u32 pipe_id; + u32 location_id; + u32 slice_id; + u32 sp_id; + u32 usptp_id; +} __packed; + +/* Debug data sub-section header */ + +/* A5XX debug sections */ +#define SNAPSHOT_DEBUG_CP_MEQ 7 +#define SNAPSHOT_DEBUG_CP_PM4_RAM 8 +#define SNAPSHOT_DEBUG_CP_PFP_RAM 9 +#define SNAPSHOT_DEBUG_CP_ROQ 10 +#define SNAPSHOT_DEBUG_SHADER_MEMORY 11 +#define SNAPSHOT_DEBUG_CP_MERCIU 12 +#define SNAPSHOT_DEBUG_SQE_VERSION 14 + +/* GMU Version information */ +#define SNAPSHOT_DEBUG_GMU_CORE_VERSION 15 +#define SNAPSHOT_DEBUG_GMU_CORE_DEV_VERSION 16 +#define SNAPSHOT_DEBUG_GMU_PWR_VERSION 17 +#define SNAPSHOT_DEBUG_GMU_PWR_DEV_VERSION 18 +#define SNAPSHOT_DEBUG_GMU_HFI_VERSION 19 +#define SNAPSHOT_DEBUG_AQE_VERSION 20 + +/* Slice mask info */ +#define SNAPSHOT_DEBUG_SLICE_MASK 32 + +struct adreno_snapshot_debug { + int type; /* Type identifier for the attached tata */ + int size; /* Size of the section in dwords */ +} __packed; + +struct adreno_snapshot_debugbus { + int id; /* Debug bus ID */ + int count; /* Number of dwords in the dump */ +} __packed; + +struct adreno_snapshot_side_debugbus { + int id; /* Debug bus ID */ + int size; /* Number of dwords in the dump */ + int valid_data; /* Mask of valid bits of the side debugbus */ +} __packed; + +struct adreno_snapshot_shader { + int type; /* SP/TP statetype */ + int index; /* SP/TP index */ + int size; /* Number of dwords in the dump */ +} __packed; + +struct adreno_snapshot_shader_v2 { + int type; /* SP/TP statetype */ + int index; /* SP/TP index */ + int usptp; /* USPTP index */ + int pipe_id; /* Pipe id */ + int location; /* Location value */ + u32 size; /* Number of dwords in the dump */ +} __packed; + +struct adreno_snapshot_shader_v3 { + u32 type; /* SP/TP statetype */ + u32 slice_id; /* Slice ID */ + u32 sp_index; /* SP/TP index */ + u32 usptp; /* USPTP index */ + u32 pipe_id; /* Pipe id */ + u32 location; /* Location value */ + u32 ctxt_id; /* Context ID */ + u32 size; /* Number of dwords in the dump */ +} __packed; + +#define TRACE_BUF_NUM_SIG 4 + +/** + * enum trace_buffer_source - Bits to identify the source block of trace buffer information + * GX_DBGC : Signals captured from GX block + * CX_DBGC : Signals captured from CX block + */ +enum trace_buffer_source { + GX_DBGC = 1, + CX_DBGC = 2, +}; + +/** + * adreno_snapshot_trace_buffer: Header Information for the tracebuffer in snapshot. + */ +struct adreno_snapshot_trace_buffer { + /** @dbgc_ctrl: Identify source for trace */ + __u16 dbgc_ctrl; + /** @dbgc_ctrl: Identify source for trace */ + __u16 segment; + /** @granularity: The total number of segments in each packet */ + __u16 granularity; + /** @ping_blk: Signal block */ + __u16 ping_blk[TRACE_BUF_NUM_SIG]; + /** @ping_idx: Signal Index */ + __u16 ping_idx[TRACE_BUF_NUM_SIG]; + /** @size: Number of bytes in the dump */ + __u32 size; +} __packed; + +#define SNAPSHOT_GPU_OBJECT_SHADER 1 +#define SNAPSHOT_GPU_OBJECT_IB 2 +#define SNAPSHOT_GPU_OBJECT_GENERIC 3 +#define SNAPSHOT_GPU_OBJECT_DRAW 4 +#define SNAPSHOT_GPU_OBJECT_GLOBAL 5 + +struct adreno_snapshot_gpu_object_v2 { + int type; /* Type of GPU object */ + __u64 gpuaddr; /* GPU address of the object */ + __u64 ptbase; /* Base for the pagetable the GPU address is valid in */ + __u64 size; /* Size of the object (in dwords) */ +} __packed; + +struct adreno_snapshot_eventlog { + /** @type: Type of the event log buffer */ + __u16 type; + /** @version: Version of the event log buffer */ + __u16 version; + /** @size: Size of the eventlog buffer in bytes */ + u32 size; +} __packed; + +struct adreno_snapshot_gmu_version { + /** @type: Type of the GMU version buffer */ + u32 type; + /** @value: GMU FW version value */ + u32 value; +} __packed; + -- 2.56.0