From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=209.127.231.26 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793599287; b=ZMAl34CW6unb2uxQKpsL4B7N2djXBFBBup2Qx2+Sp8ZSHnv8VyiXEKOwT6tR9SHyYTL0 LLnFcqyHfILBquJKEpZaRm0P39NHCcMRNm2DUjDPzijFXyUQZ5RxbClqU5Uh6kJxUv0i8 dyk6IebyVQKW8xFOP5vmAc3xlbNZ0zb7bOLFp/y2ON0dDdv0QGbJ8nCrgkgHwqL19Tx0P r52gt1AcH5yM/6DqIElDPZ4Kdu/LwxeD5+YDppNgt+Sap3gh+5XS2FCdV8pYBudv0jR38 wivWODnWNJDRJ8QnCyrb8wmRZk+CV+JURm1RxYFoVpFHSr6YJWzCd6jz2VQ921HMY/Q== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793599287; h=DMARC-Filter:DKIM-Signature:Received:X-Mailer:Content-Type: X-Original-From:From:Subject:References:In-Reply-To:X-Lms-Return-Path: Cc:Mime-Version:Content-Transfer-Encoding:To:Date:Message-Id; bh=kV+ysOu+6F/RM1Ge8MteVU55Vww6sMy8zKEuNEbejKQ=; b=NGdu1iixwhm9D+PgPKI7vewSqWDce9H5np0dk/Jy8bvOE8aTzGH8B+yM59UJ+cPqLofL f6PXzznC/3sklHqIFLeBCwdYeLmrpKvLs9EydrWT3R3BO/riH1I0ktCXjfJS/YzZB4MQY DfUPHJsD5IB7t0eo7Mi0nqBwSKnWZWNlpaxY9fg6CBRXv9Mw5QN+eH2NwduUuo65AHUQO yrFc6IrqEn1NcAM8r8iWUOlle194/dn1YvaBWh/yKYqeqzVoLBwTyBDHgIm33P0q9igGr RFhxssLv5lgE64Uqeqb6p9AWY1UFvACkzDO0+Ks3EPzVr6nNtEUGP0TuhRsgVBj4ckw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=deepcomputing.io; spf=pass smtp.mailfrom=deepcomputing.io; dkim=pass header.d=deepcomputing-io.20200927.dkim.feishu.cn header.i=@deepcomputing-io.20200927.dkim.feishu.cn header.a=rsa-sha256 header.s=s1 header.b=nEX1GFoW; arc=none smtp.remote-ip=209.127.231.26 Received: from va-2-26.ptr.blmpb.com (va-2-26.ptr.blmpb.com [209.127.231.26]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77E83606A333 for ; Mon, 2 Nov 2026 06:01:26 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 77E83606A333 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=deepcomputing.io Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=deepcomputing.io Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=deepcomputing-io.20200927.dkim.feishu.cn header.i=@deepcomputing-io.20200927.dkim.feishu.cn header.a=rsa-sha256 header.s=s1 header.b=nEX1GFoW DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; s=s1; d=deepcomputing-io.20200927.dkim.feishu.cn; t=1793599282; h=from:subject:mime-version:from:date:message-id:subject:to:cc: reply-to:content-type:mime-version:in-reply-to:message-id; bh=kV+ysOu+6F/RM1Ge8MteVU55Vww6sMy8zKEuNEbejKQ=; b=nEX1GFoWhaNRPy8ogEq+jU4zvlH9/Hmp+d/zWNseUaHpPzBhPJUUYKxuV4WZCU/dJ0Ldn2 FC2RwJ9+T0s7nP7sWv5DkYtgRH0W4phTHZuPcWs6WyawcQ1riF9Q946PnZIOd+jmGHWt31 poYnaxcH9XZjYl7q0BuM2OcVAmSkLCQxvud6M/kVwmpNpCpPTPhyts9R3ZI35nj9D9Rw0v rYBEoua3PmiaIPZBR8nEjixiPQRVdK6YsCtRPA+QacMa6bTXc5zZohJAnESDDP0OfO9EcN BPtq7ukq2C5B9YW40XVHRK3Q+lgzB0wdv7Dt6hMQZcvSWLWAcQ0zUyN5nlVnXg== Received: from roma-Laptop-12th-Gen-Intel-Core.lan ([113.80.9.210]) by smtp.feishu.cn with ESMTPS; Mon, 02 Nov 2026 14:01:19 +0800 X-Mailer: git-send-email 2.43.0 Content-Type: text/plain; charset=UTF-8 X-Original-From: Sandie Cao From: "Sandie Cao" Subject: [PATCH v3 1/3] riscv: dts: spacemit: k3-deepcomputing-fml13v05: add P1 PMIC regulator tree References: <20261102060012.100623-1-sandie.cao@deepcomputing.io> In-Reply-To: <20261102060012.100623-1-sandie.cao@deepcomputing.io> X-Lms-Return-Path: Cc: "Alexandre Ghiti" , , , , , "Sandie Cao" X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list Mime-Version: 1.0 Content-Transfer-Encoding: 7bit To: "Yixun Lan" , "Troy Mitchell" , "Conor Dooley" , "Rob Herring" , "Krzysztof Kozlowski" , "Paul Walmsley" , "Palmer Dabbelt" , "Albert Ou" Date: Mon, 2 Nov 2026 14:01:05 +0800 Message-Id: <20261102060105.100645-1-sandie.cao@deepcomputing.io> Add the P1 PMIC's regulator topology tree for DeepComputing FML13V05 board Signed-off-by: Sandie Cao --- .../spacemit/k3-deepcomputing-fml13v05.dts | 155 ++++++++++++++++++ 1 file changed, 155 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k3-deepcomputing-fml13v05.dts b/arch/riscv/boot/dts/spacemit/k3-deepcomputing-fml13v05.dts index b5d5112de358..804abc85602a 100644 --- a/arch/riscv/boot/dts/spacemit/k3-deepcomputing-fml13v05.dts +++ b/arch/riscv/boot/dts/spacemit/k3-deepcomputing-fml13v05.dts @@ -22,6 +22,161 @@ memory@100000000 { device_type = "memory"; reg = <0x1 0x00000000 0x4 0x00000000>; }; + + reg_aux_vcc3v3: regulator-aux-vcc3v3 { + compatible = "regulator-fixed"; + regulator-name = "AUX_VCC3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + reg_aux_vcc5v: regulator-aux-vcc5v { + compatible = "regulator-fixed"; + regulator-name = "AUX_VCC5V"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; +}; + +&i2c8 { + pinctrl-names = "default"; + pinctrl-0 = <&i2c8_cfg>; + status = "okay"; + + p1@41 { + compatible = "spacemit,p1"; + reg = <0x41>; + interrupts = <64 IRQ_TYPE_LEVEL_HIGH>; + vin1-supply = <®_aux_vcc5v>; + vin2-supply = <®_aux_vcc5v>; + vin3-supply = <®_aux_vcc5v>; + vin4-supply = <®_aux_vcc5v>; + vin5-supply = <®_aux_vcc5v>; + vin6-supply = <®_aux_vcc5v>; + aldoin-supply = <®_aux_vcc5v>; + dldoin1-supply = <&buck4>; + dldoin2-supply = <&buck4>; + + regulators { + buck1: buck1 { + regulator-min-microvolt = <1050000>; + regulator-max-microvolt = <1050000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + buck2: buck2 { + regulator-min-microvolt = <1050000>; + regulator-max-microvolt = <1050000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + buck3: buck3 { + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + buck4: buck4 { + regulator-min-microvolt = <2100000>; + regulator-max-microvolt = <2100000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + buck5: buck5 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + buck6: buck6 { + regulator-min-microvolt = <500000>; + regulator-max-microvolt = <500000>; + regulator-ramp-delay = <5000>; + regulator-always-on; + }; + + aldo1: aldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + }; + + aldo2: aldo2 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + aldo3: aldo3 { + regulator-min-microvolt = <500000>; + regulator-max-microvolt = <3400000>; + }; + + aldo4: aldo4 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo1: dldo1 { + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo2: dldo2 { + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo3: dldo3 { + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo4: dldo4 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + }; + + dldo5: dldo5 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo6: dldo6 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + dldo7: dldo7 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + }; + }; }; &uart0 { -- 2.43.0