From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793986895; b=Fz4H5M2BGA+mQIvCzohQnvgH7u98NHuOwmzEKlx/5QMdby91lJjM9yzZg00fREW/TVzy DlJfRXQmm/kUuFj4SllVdkqke6Oen5uWzRMb4XvMCuB9qYzsXOwDnguEZkvutcpcgbWPW 4rWsjYx5TH2K2CQWOwxM5sA0MhTrxW78+GZ+f1RAzvyr6Rp7WTv4ULo7nMaF+RtVxgBpj h8oLrAkWX3+jq2OuCm77fc5I1VohN9ooSOUdk3zsZiXeERsUJES4mc+zpBkdEb8uKYrv6 9K7ivQyouRSiDmgGtvd+h+MSFdxg89Oibl/2NmdM61KLoy3N2TiEUzbrKTlk5RVvc2g== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793986895; h=DMARC-Filter:Received:DKIM-Signature:Received:Received:Received: Received:From:To:Cc:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:MIME-Version:Content-Transfer-Encoding: X-Proofpoint-Reinject:X-QCInternal:X-QCInternal: X-Proofpoint-ORIG-GUID:X-Proofpoint-Spam-Details-Enc: X-Proofpoint-Spam-Info:X-Authority-Analysis:X-Proofpoint-GUID: X-Proofpoint-Virus-Version:X-Proofpoint-Spam-Details; bh=P31wkV213M5LKyCEWF8aDysGDTSU/j7fJarlQy6g1N8=; b=DkS9QLLsfn5zOmh8Ls5I3rYKdlnShHb8GxNwriz+9SpiIXsMe2/EdlicPyPC/Iuadot9 PXCcyH8xLcZ9CYTnM1azyysqLzRHkJWFC7/6QY2Ux+p0thSfZIIIYH85Jw3+jJ3IGlijy E7DIc1T3tf3xa6+ArahQ1R/rgge59Ij9z6vY2bB6Uy9bDlPf1qPzosVrTmurDlAKuH/2q /FKSjH7E3Ud9qhgjleBM8BTEQAJIQX3d08So7f+J59/TpPRooj6tfaeNn8CKsn0C6E8Tq z6a5fyO2eeFu3H6FCsY11kO2NwgLCVhlx2ySQnsBv3ds1cb3jZK37Ajhw8cXOelIriQ== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b="ioyGS/SZ"; arc=none smtp.remote-ip=205.220.168.131 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E56D606A32C; Fri, 6 Nov 2026 17:41:34 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 1E56D606A32C Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=ioyGS/SZ Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6A6F02dV3325159; Fri, 6 Nov 2026 17:40:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=P31wkV213M5 LKyCEWF8aDysGDTSU/j7fJarlQy6g1N8=; b=ioyGS/SZGSr0+MCcOqS8Z3HEVwp TlQUJZpma79OnfoIUlThIvSzZrEM5WhUXtttZ13zJuEnmTFCID/QuP/GJSKck5FM db9eJUcP0qMz8DAzHB1LnsVEDVI++bbAKauR8WbfXLrw3osN64pQTmPhXw9NV1rK 4LNnTthh8PP3m/Nv0HDrN8PBt4IxqVc4/pbPA0fiV0oqVu1b78MHLmH7dvCEOhTi 0xOdqT/LHvsK49PQMKx1aByrKBcgV6/uVJk3Jiu6ZOmA0PwNowNLNldSfvrlGevj sMrDEqxbtNrGRp3FVTrlXX+pAUZ2w9b4TXf1SSqLox2n34kVgFHHvzajh1Q== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hs3p9c0b9-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 06 Nov 2026 17:40:55 +0000 (GMT) Received: from pps.filterd (apblrppmta01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.18.1.11/8.18.1.11) with ESMTP id 6A6Herix3085153; Fri, 6 Nov 2026 17:40:53 GMT Received: from hu-devc-blr-u24-a.qualcomm.com (hu-vikrsi-blr.qualcomm.com [10.190.111.249]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 6A6HeqGu3085141 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 06 Nov 2026 17:40:52 +0000 (GMT) Received: by hu-devc-blr-u24-a.qualcomm.com (Postfix, from userid 4853235) id DCF7D248A1; Fri, 6 Nov 2026 23:10:51 +0530 (+0530) From: Vikram Singh To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , "Liang, Kan" , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Atish Kumar Patra , Anup Patel , Will Deacon , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Beeman Strong Cc: Vikram Singh , Rajnesh Kanwal , linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Palmer Dabbelt , Conor Dooley , devicetree@vger.kernel.org Subject: [PATCH v4 3/7] riscv: Add Control Transfer Records extension parsing Date: Fri, 6 Nov 2026 23:09:38 +0530 Message-ID: <20261106173942.3175069-4-vikram.singh3@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20261106173942.3175069-1-vikram.singh3@oss.qualcomm.com> References: <20261106173942.3175069-1-vikram.singh3@oss.qualcomm.com> X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Proofpoint-Reinject: loops=2 maxloops=12 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-ORIG-GUID: WgZPoJx4k00shWQc-e6Apy1AFMBAwwJD X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMTA2MDA3MCBTYWx0ZWRfXzzSRsuibleCs c59o0jyHQdBuZ0q2PuXOWY2VkF/z9IC7Qg+w7O8H/+HcIu9imqU34ONdM0WaWK7OBTyk+Sdkpxg WN5kzhX9NUmilpHcB6xBqbdFVy/lVCF30br03H1AHv+/ndsxxXz/sRVnXuZ8IREdLHkAY25lpjs 58kj40n9wVz+M4UF1QCHIEkuyIa0iV0vFhufpiaYntJ2Vb7RZxgk7QbefrzrtaX+q/mRcmshWdt Rr1yvSZkHuN4mU3bv7CewSGFJrJUtBubDncweTPxafn59+s1sbr7mgZS7aYPqA76fJrolpTcDbp m+61RPXkSQA0xfkdE/LaC3vm6CrU570Q4GKayNxe/7qEAX7junrB6YbdbyL43yZK9njNb6XfKO8 zYJ/4DkFrpWMAsQchT6ltWlCR17L6AfMypEL5NyOYFGzY796PRgZ/mE9QR7BPTjBVMJ0j/gprZB 1LlAan7ygmxaQKYCrnA== X-Proofpoint-Spam-Info: AW1haW4tMjYxMTA2MDA3MCBTYWx0ZWRfX9dT1J+I6p0cM NWUYuZAb3n4BCfmO3RQiQi3PXq1WDzYg1Z0cPC07/YyA6c10lq/P7na7KQp/AJZLL8VgnEEdpZc gsuSoJW+FgjC39tYETRiUz3lMtlNHLM= X-Authority-Analysis: v=2.4 cv=WMzqzXsR c=1 sm=1 tr=0 ts=6aee1127 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=zJRp6_cAMcgA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8 a=qMBHae-5-S5-DSgO7yAA:9 X-Proofpoint-GUID: WgZPoJx4k00shWQc-e6Apy1AFMBAwwJD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.138,FMLib:17.12.100.49 definitions=2026-11-06_05,2026-11-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 phishscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 malwarescore=0 spamscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2611040001 definitions=main-2611060070 Adding CTR extension in ISA extension map to lookup for extension availability. Co-developed-by: Rajnesh Kanwal Signed-off-by: Rajnesh Kanwal Signed-off-by: Vikram Singh --- arch/riscv/include/asm/hwcap.h | 9 ++++++++- arch/riscv/kernel/cpufeature.c | 2 ++ 2 files changed, 10 insertions(+), 1 deletion(-) diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h index b83dae5cebb9..83373157fa2f 100644 --- a/arch/riscv/include/asm/hwcap.h +++ b/arch/riscv/include/asm/hwcap.h @@ -113,7 +113,10 @@ #define RISCV_ISA_EXT_ZICFILP 104 #define RISCV_ISA_EXT_ZICFISS 105 #define RISCV_ISA_EXT_SSQOSID 106 - +#define RISCV_ISA_EXT_SMCTR 107 +#define RISCV_ISA_EXT_SSCTR 108 +#define RISCV_ISA_EXT_SMCSRIND 109 +#define RISCV_ISA_EXT_SSCSRIND 110 #define RISCV_ISA_EXT_XLINUXENVCFG 127 #define RISCV_ISA_EXT_MAX 128 @@ -122,9 +125,13 @@ #ifdef CONFIG_RISCV_M_MODE #define RISCV_ISA_EXT_SxAIA RISCV_ISA_EXT_SMAIA #define RISCV_ISA_EXT_SUPM RISCV_ISA_EXT_SMNPM +#define RISCV_ISA_EXT_SxCSRIND RISCV_ISA_EXT_SMCSRIND +#define RISCV_ISA_EXT_SxCTR RISCV_ISA_EXT_SMCTR #else #define RISCV_ISA_EXT_SxAIA RISCV_ISA_EXT_SSAIA #define RISCV_ISA_EXT_SUPM RISCV_ISA_EXT_SSNPM +#define RISCV_ISA_EXT_SxCSRIND RISCV_ISA_EXT_SSCSRIND +#define RISCV_ISA_EXT_SxCTR RISCV_ISA_EXT_SSCTR #endif #endif /* _ASM_RISCV_HWCAP_H */ diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c index 668a7e71ff1c..1c41e6aba6fd 100644 --- a/arch/riscv/kernel/cpufeature.c +++ b/arch/riscv/kernel/cpufeature.c @@ -579,11 +579,13 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { __RISCV_ISA_EXT_DATA(smmpm, RISCV_ISA_EXT_SMMPM), __RISCV_ISA_EXT_SUPERSET(smnpm, RISCV_ISA_EXT_SMNPM, riscv_xlinuxenvcfg_exts), __RISCV_ISA_EXT_DATA(smstateen, RISCV_ISA_EXT_SMSTATEEN), + __RISCV_ISA_EXT_DATA(smctr, RISCV_ISA_EXT_SMCTR), __RISCV_ISA_EXT_DATA(ssaia, RISCV_ISA_EXT_SSAIA), __RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF), __RISCV_ISA_EXT_SUPERSET(ssnpm, RISCV_ISA_EXT_SSNPM, riscv_xlinuxenvcfg_exts), __RISCV_ISA_EXT_DATA(ssqosid, RISCV_ISA_EXT_SSQOSID), __RISCV_ISA_EXT_DATA(sstc, RISCV_ISA_EXT_SSTC), + __RISCV_ISA_EXT_DATA(ssctr, RISCV_ISA_EXT_SSCTR), __RISCV_ISA_EXT_DATA(svade, RISCV_ISA_EXT_SVADE), __RISCV_ISA_EXT_DATA_VALIDATE(svadu, RISCV_ISA_EXT_SVADU, riscv_ext_svadu_validate), __RISCV_ISA_EXT_DATA(svinval, RISCV_ISA_EXT_SVINVAL), -- 2.43.0