From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=209.85.214.179 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794274612; b=0PyYTCLK77TmBWgqVr6B40TIXqEU8hRQYrUJVnjk9kzrLf9GsBdCSRQ66iyVj0mVwDjX JlKf/HkO6PnqBKRWYwAbPrJcvq668BYRNq+X98g7f+cxatH0U0t3aBhO2OowiPodl4aWr zahh8BZj05oy1ThdCpnnWQsKzhPH5J4VY09EUkHfUc1GsWFcHZZW2xaPOpNowZ9fTDVDb 8tQJGvjLof0ky01BobB3jJIo0MLq3YLQ94ujq23wAJAFBG1wEoi0pS4bnP9GWCnr+/udo 1jXq1d3Fe6MGAfaXSYsccQPoNxMumzeuJKht1hWBNAMIgV2WCpR6ev1gMsnO43RDCDA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794274612; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Gm-Message-State:X-Gm-Gg:X-Received:Received:From:To:Cc:Subject: Date:Message-ID:X-Mailer:MIME-Version:Content-Transfer-Encoding; bh=yq8OaymsGv1Izlycs1HhxHCWmqIk//CwjtwmB2avx0E=; b=VsH0NiVV+jpLaB9VDHX4tRLgmV6xy7WH70qtrSsZ0c/LS8vWnYTknV5ko6FexqMtA50X OeLDjdUhjN/h2mRghotFGw7Jl3tY5kjcsrJiSTmmGCzahx6rfP8q05ELuKcqxbD+9ut4p lCLapLrZIK2tYI69KrmxfN2fW/Pqfc0dsE0BnEKWuR9FLjCRveHGph07abhByzuG8mFS2 g1u577ONIDUyTTWHzhLkeeFAOMPQa1b+EEDMFmwhKLRMduXYPFAkq20GyF/R74p/5jR/r CinC+r2uRbkC9r7UHHcy4Ctk712hdlsRCoSwYnn5DLTP016TP1Zm5YZi0AbQw/AX0XA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=BJKgaiqT; arc=none smtp.remote-ip=209.85.214.179 Received: from mail-pl1-f179.google.com (mail-pl1-f179.google.com [209.85.214.179]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 05EA5606A338 for ; Tue, 10 Nov 2026 01:36:50 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 05EA5606A338 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=BJKgaiqT Received: by mail-pl1-f179.google.com with SMTP id d9443c01a7336-2e987a2ba0cso8696385ad.3 for ; Mon, 09 Nov 2026 17:36:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1794274610; x=1794879410; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=yq8OaymsGv1Izlycs1HhxHCWmqIk//CwjtwmB2avx0E=; b=BJKgaiqTeyCgUTyCHLDl7Njgh/uAeAtOPZc2yyrjiThR3rdAJFgq7SjjpL4cBWvwSv PrMgVY3RgOZNtSkdVKKgwyJEvW17ai6wl4TDkudDp6PZYW2GEaotiWuGmJjhSEFeH6Ro BTby7IPCiuj4e6Aje6s0YZZEu8YSWGv3bDotCxKUG+tMlEtKTs2jR50wA6UboYeH4feF /w3/eYcRislA1YfJ5pCzeLNyRDydqL91LAQdNau2smpJXgcB39PQDJ14Hooj0/Sq8uun g568MqExacIKAQh3jdt8bsiRCcdRUyeg2OZTj/TQrSnBgQGFxQgE7PtNzrujBhAFG58z m6Yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1794274610; x=1794879410; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=yq8OaymsGv1Izlycs1HhxHCWmqIk//CwjtwmB2avx0E=; b=A6oCrUwBXj6TJk3eKbDjVUdZ2rxx7dmv1zfRk2vqfGRup7Gwq/pmiZYdKUd5inbFU1 dzGiPKm6th+WGflqBjf98XLmfJTJeUv6cTpEvP2N2YsX/eaZaFaVCjaOPRG+qjYXUkwt TH4uTNrUlk+pr0wGil1gYq5Q/80/s9yWcHZsglB4cuc3GU6c5w+T3Zmbua2NSlv5bHIx F07l0IVAnekYinpSv/CQA3K5sF1nfS0JETlMSqguewsM2CKeo3AjifgnyECqY7kUbHq6 5f/uOLJvz4Qyh5DftJv148yreJq7l/k4fJlDXCKY31Oo0dWdDosrKb5qFF9FJIesaP4g jiIw== X-Gm-Message-State: APuU4Z+KV98PsfFykZDw52UmARz6tZtPBBkzZoc67TLKfSosLVhMM/lr 3Qk45L0Ge7/ZSB3ZGd9J0A+Rjp85Lk7yCU/qqFsTr2iSGO1LMQrMqT6U X-Gm-Gg: AYBFou3RlYCKQIkUKzlrLiM3qo5CFmsMz2g/KvovdRmp2T92bu/5HQCUcZ25FVG/VoA bKGbULHya8cRSPiaD6HQQ7v1zGhQ6EM94WeXXpozi6RD401g2cb7Ut3Mw1sR5+MPri10DqE8hYD MbIltoKUxHDlsA3anLkVDwmAYFB9fRrQCx6QOap/GFgqZR96Wzc990buHaj3wnuxDbzzp/+CyU3 V/6huRZ/7wMgOkEPgtDZ76dc02U1N3bibhX/Sj5sGXLpDCBW2HoXOAqgWf/FbiY+o+DbAu5KP95 i4uRYEK914IaegNu8hEb1mOyXtmapbD/tgV/eHuroh94sfCp3kOti6Q7ZfWCT7I4ssmPrwrPExP 3lDQ+dZhs3GjeNzkU4ihsk1+DncvzpDEmkhUW3xtjy4S+CdzBZIuLcP+YcQppiXlURbuKZNJC6v hymfOe8/90F3O5eer0TgiU+Tz6Ir0kcilERRQfRMC22gicOuopN7/egCF2uUFuUQrj6ItyEUiyb 9O7/NZ08xoPhVU5NVz6GRYB8U1on1cm8RmQVP1gGBnmM1OQpaVF7ewaThbgOHzaVpYGTOwJGQV7 8ua8h1oPrVV9lUpy3k4SAf2r6cz4Ksid9g3DxdpKQ+zGGLPyADg+wEFIinl6wJOaGLEQgoFSlJw 1whvquYkCLf+33w+SJP13o/KrXD2h2r3nU0cYSeu77lC8KqtJdtPyZZSZ00xUDPhtVSQjGciSUW CYSQ== X-Received: by 2002:a17:903:26c4:b0:2ed:5548:298d with SMTP id d9443c01a7336-2edb928164bmr9145275ad.54.1794274610253; Mon, 09 Nov 2026 17:36:50 -0800 (PST) Received: from ryzen.lan ([2601:644:8000:37f::e34]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2edb6d9efd6sm3399055ad.50.2026.11.09.17.36.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Nov 2026 17:36:49 -0800 (PST) From: Rosen Penev To: Thomas Bogendoerfer , Stephen Boyd , Brian Masney , Jerome Brunet , Alban Bedel , Antony Pavlov , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v2 0/6] clk: add a driver for the ath79 PLL controller Date: Mon, 9 Nov 2026 17:36:40 -0800 Message-ID: <20261110013646.1582970-1-rosenp@gmail.com> X-Mailer: git-send-email 2.56.0 X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The clocks of the Atheros/Qualcomm ath79 MIPS SoCs are set up by arch/mips/ath79/clock.c, a CLK_OF_DECLARE driver that registers every clock before the driver core is up. This series replaces it with a new driver in drivers/clk. Only the reference and CPU clocks are registered early, with CLK_OF_DECLARE_DRIVER(), because the MIPS timer needs the CPU rate from plat_time_init(). A platform driver bound to the same node registers the DDR, AHB, MDIO, UART1 and PCIe clocks. Until it does, the early provider returns -EPROBE_DEFER for them. clk-mt7621 uses the same scheme. Patches 1 and 2 move the two remaining non-clock duties out of the arch clock code, so that it only uses its own registers and the clk API: the QCA956x timer interrupt workaround, and the reference clock that is read from the bootstrap pins when the device tree has no rate. Patches 3 and 4 add the UART1 and PCIe PLL clock IDs. Patch 5 adds the new driver, and patch 6 removes the old code. Tested on a TP-Link Archer C7 v2 (QCA9558) with an LLVM build. The CPU, DDR, AHB and reference rates (960, 800, 266.67 and 40 MHz) match those of the old code. The serial console, both GMACs, the PCIe PLL with a QCA9880 behind it, and the WMAC all work, and no devices are left deferred. The other SoCs are not tested on hardware. For each SoC the rate calculation was compiled in userspace together with the old code and fed 2 million random register sets. The results are identical, except where the old code overflowed 32 bits with register values that no real setup uses. Changes in v2: - Post the new driver as one patch, instead of moving arch/mips/ath79/clock.c to drivers/clk and cleaning it up over six patches (review feedback). - Register only the reference and CPU clocks with CLK_OF_DECLARE, and the others from a platform driver (review feedback). - Describe the SoCs with match data, and read the CPU, DDR and AHB selection of AR934x and later with one function. - Keep mapping the AR934x SRIF block from its fixed address. It lies inside the wireless MAC registers, which ath9k claims, so it can't be a reg entry of the PLL node. - Drop the clkdev registrations, which have no users. Claude Code (Claude Opus 5.5) was used while preparing this series. It wrote most of the new driver from the old one, together with the userspace test of the rate calculation. I reviewed and tested every change and take responsibility for it. Rosen Penev (6): MIPS: ath79: apply the QCA956x timer workaround in setup MIPS: ath79: move the bootstrap reference clock to setup dt-bindings: clock: ath79: add the UART1 clock dt-bindings: clock: ath79: add the PCIe PLL clock clk: add a driver for the Atheros/Qualcomm ath79 PLL controller MIPS: ath79: remove the old clock code MAINTAINERS | 8 + arch/mips/ath79/Makefile | 2 +- arch/mips/ath79/clock.c | 673 ---------------------- arch/mips/ath79/setup.c | 100 ++++ drivers/clk/Kconfig | 12 + drivers/clk/Makefile | 1 + drivers/clk/clk-ath79.c | 778 ++++++++++++++++++++++++++ include/dt-bindings/clock/ath79-clk.h | 4 +- 8 files changed, 903 insertions(+), 675 deletions(-) delete mode 100644 arch/mips/ath79/clock.c create mode 100644 drivers/clk/clk-ath79.c base-commit: 630059a5a632377b9b7b487baccde92b7ae1dd47 -- 2.56.0