From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=74.125.82.179 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794510568; b=vyTtgfTSr5wfa8IfvvgtM59/0ncsc043dtFgI0mLbcOn62ftAfQvwhBmrPMScIZeCtRQ 3E5V3z736RvTmkVLiAADsFFfIfNxyWH0HeTC02PmY25lkqrLR8TNVZAqjTX8OZTK4Nyru eBKu8wmmsDnGnAK8eAE1bFn+skRil3vwSAfvxQsuP/Rb5CXRWtvtqOciFc/uUtvBY/Ohu ChsEEgPvRjysQ9mc+rgdafrFdh6hy/tRjXhN5oXXrLpXgIsPHZWiT+Ab+JlbmUFKeAyvR 7+K7fMMKbCclx1miTuY7PkBY+Ck6LlLGc3r3wKsUGGWrejO2Ct4Y9F0oCB0Cyo9dieg== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794510568; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: From:To:Cc:Subject:Date:Message-ID:X-Mailer:In-Reply-To:References: MIME-Version:Content-Transfer-Encoding; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=JR538ooNQLRFU31W8p4IvkTKI/PJleKxHT816cnjh7lokKXvC8ppkCa4Jsl/5Uc9+Ig9 0OE0KMbi8hE7O6z++Nl+aL5RTiRzMq5HX2NweCz1pFypYfiCqiy7kONe3SB1e0krYCJxM 2V1lbeH/Ga98sLPR+CH4KW6v8j+aVm+OKXrv8vUAkfk6vD85BVXz0qFXMKDgqf6pihYts ZiQzirxgvIqIwCQpdsriZ5M105ZmzJdH0pSq5FrZ1gDr1LZrzSBsI6Y2kQV8bn0GT35lA YRMRNhlRgZWtqgp6yR0RCO9LToXsdVafrxpNXbUQqBUK8bwBFbCLKhQ0ZnjQqv6wfBQ== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=aFOHzwr+; arc=none smtp.remote-ip=74.125.82.179 Received: from mail-dy1-f179.google.com (mail-dy1-f179.google.com [74.125.82.179]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9072560A2611 for ; Thu, 12 Nov 2026 19:09:28 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 9072560A2611 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=aFOHzwr+ Received: by mail-dy1-f179.google.com with SMTP id 5a478bee46e88-3282db206d3so50842eec.0 for ; Thu, 12 Nov 2026 11:09:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1794510568; x=1795115368; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=aFOHzwr+z8zfgGiL1j1rwCghO1Ql13ceA2/l19mnVX3+A4Z1VSMWWt+qtrXpIF9dVm xP9qqXjBHwJLedf8HGLSfuB/Arq9IhZCgyOBld5Tcef2QNShcFLC3V2uc/ZrEQ8k4Vp+ EQ26nGWObftWoBoOYWBYTAI8XDKD7NkNvlIJ+S8rVSfHrfEPtAnw6awCBCZiwItIZu9p c0dBFRKOkMbFSmWOgqvAjBtWp+yXa3E553xB7a7rZGeeyTEpOkGieqQoJLM80V/d4mza TpEH5Ge3ToJQ355jUSj9/Oin+ERklDzkempk3wTPV0ZuXJ7KCDWwqRn/jOAf/FzS32Uq jQiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1794510568; x=1795115368; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=Ot+aESuwDl7wT8wxZUS2FNlVwVTC5AfargCp91nIQSuGnC/g0YV5gQpqZ9qJx9CbkV cU6IRlr2T8CGlArmybNUAHQH4HMNMXUjaxth+j61PJVMNNl/AMl+TYWkh1lkJLlte2Eg uZhdah1oJkot4LMJVPAnxS/4Qlqiv6iuR+M4cKVSSAfYRzl408I9CoNvG6bCQKfW1BJz J03CGHGGdXWaRfmR+MoZbMmoXOQi33Ovtqw/4PwPhBFNvHHnHyt3nD9sSXhHZi6Mqa2y J+38h6ps2c517Y3peIwn4tLLmYf5u3pH+QVodH+tHCb0uHy7p8JwFqzI1WY+S5HsVeXq Hmdg== X-Forwarded-Encrypted: i=1; AL+hErHrEutAUs595vOFP2agFZ73oJFjHdxyXco7hsBJ3VuoL76b/va8MhpcuXBZmlDxU/RkC8m6FmhcIDX84PE=@vger.kernel.org X-Gm-Message-State: APuU4Z/XM99DcHxUcc6SIyz7mIpYiRPhHUwkmRzdCNxIZBmGKl8PQRNh PkAkKwX2NI1B4ETYlyr3qv6stq6ilYreEcwfYlp/Iog3YvBXpp7KeMy7 X-Gm-Gg: AYBFou0gO2Ty/J714NYV6tbenA1IMb2JB6W1ZoHqGLPvtJV8ioAucfceW+qk0hybyqu 9g2gXybua7OEeycVx5cOWx3aO+dRU4kbDB/aIr4DKT+iMEQjB1Xhlq/cIgJesg9t11waUZL2GGI AZV3F0tAwmGh3FfSOJPKNb02U2T93elHmMMvO+fNdMg/WVI/e9cDgM4pbl2O268t0gbGa5mFCUk cHiwqnvIrHg4qEtrUuFcjgwjNVofxhE5s5VNq5US7C52v+PwqHkP8OH4LIocrgunq7/VZCMGBpB boSJMDXiS6FM6r3oTDddE9yF9gNpLUpc3fSHpAhNGUn1QQpoqhzTUp51aZS558Al4sHo1GGo8/T wGIyY6XMJoArqsEKL6JKn6LtD5pgSn+Njnb92q2QBEeOQOLW5TP19gKp1EFzRCC67tOVp6eRM9q PeMVdSN5P3cAHbQNg2PqLvlOW2GQlm4Mhh1C14UjFvkXnidMh8Zwn9cLFdKsBpGo1oBsqLlNK2v VRLXC/Uc6FFNG/glqX0AlUEFJcASCvEGXKZDKdBV6fMjWHhvUXbslWSDjEauCBaKfQOA/DJLlkH 3rbD9wYJ X-Received: by 2002:a05:7301:fd09:b0:36d:4570:a32d with SMTP id 5a478bee46e88-37963953f0amr89550eec.2.1794510567383; Thu, 12 Nov 2026 11:09:27 -0800 (PST) Received: from eldorado ([2600:8802:b00:1f88::287]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-37956bad6casm395674eec.26.2026.11.12.11.09.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Nov 2026 11:09:26 -0800 (PST) From: Florian Fainelli To: linux-mips@vger.kernel.org Cc: Florian Fainelli , Thomas Bogendoerfer , Jonathan Corbet , Shuah Khan , Randy Dunlap , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , James Clark , Thomas Gleixner , linux-doc@vger.kernel.org (open list:DOCUMENTATION), linux-kernel@vger.kernel.org (open list), linux-perf-users@vger.kernel.org (open list:PERFORMANCE EVENTS SUBSYSTEM), "Maciej W. Rozycki" Subject: [PATCH 1/3] MIPS: SiByte: Wire up the CPU interrupt controller Date: Thu, 12 Nov 2026 11:09:14 -0800 Message-ID: <20261112190916.3725141-2-f.fainelli@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261112190916.3725141-1-f.fainelli@gmail.com> References: <20261112190916.3725141-1-f.fainelli@gmail.com> X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Initialize the MIPS CPU interrupt controller on SB1250 and BCM1480 so CPU-local interrupts have a configured irq_chip and handler. Reserve IRQs 128 through 135 above both interrupt mapper ranges, and dispatch BCM1480 IP7 through the CPU controller as SB1250 already does. This provides the CPU-local IP7 interrupt needed by the SB1 performance counters without overlapping the SiByte interrupt mapper IRQ numbers. Signed-off-by: Florian Fainelli --- arch/mips/include/asm/mach-sibyte/irq.h | 10 ++++++++++ arch/mips/sibyte/bcm1480/irq.c | 7 ++++++- arch/mips/sibyte/sb1250/irq.c | 3 +++ 3 files changed, 19 insertions(+), 1 deletion(-) create mode 100644 arch/mips/include/asm/mach-sibyte/irq.h diff --git a/arch/mips/include/asm/mach-sibyte/irq.h b/arch/mips/include/asm/mach-sibyte/irq.h new file mode 100644 index 000000000000..b7073830d2ec --- /dev/null +++ b/arch/mips/include/asm/mach-sibyte/irq.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +#ifndef __ASM_MACH_SIBYTE_IRQ_H +#define __ASM_MACH_SIBYTE_IRQ_H + +/* Keep CPU-local interrupts above both SiByte interrupt mapper ranges. */ +#define MIPS_CPU_IRQ_BASE 128 + +#include + +#endif diff --git a/arch/mips/sibyte/bcm1480/irq.c b/arch/mips/sibyte/bcm1480/irq.c index 4c18a2c755d2..5eff85a8659b 100644 --- a/arch/mips/sibyte/bcm1480/irq.c +++ b/arch/mips/sibyte/bcm1480/irq.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include @@ -242,6 +243,8 @@ void __init arch_init_irq(void) unsigned int imask = STATUSF_IP4 | STATUSF_IP3 | STATUSF_IP2 | STATUSF_IP1 | STATUSF_IP0; + mips_cpu_irq_init(); + /* Default everything to IP2 */ /* Start with _high registers which has no bit 0 interrupt source */ for (i = 1; i < BCM1480_NR_IRQS_HALF; i++) { /* was I0 */ @@ -337,7 +340,9 @@ asmlinkage void plat_irq_dispatch(void) pending = read_c0_cause() & read_c0_status(); - if (pending & CAUSEF_IP4) + if (pending & CAUSEF_IP7) + do_IRQ(MIPS_CPU_IRQ_BASE + 7); + else if (pending & CAUSEF_IP4) do_IRQ(K_BCM1480_INT_TIMER_0 + cpu); #ifdef CONFIG_SMP else if (pending & CAUSEF_IP3) diff --git a/arch/mips/sibyte/sb1250/irq.c b/arch/mips/sibyte/sb1250/irq.c index 57943fe3ac03..2df115269f81 100644 --- a/arch/mips/sibyte/sb1250/irq.c +++ b/arch/mips/sibyte/sb1250/irq.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include @@ -225,6 +226,8 @@ void __init arch_init_irq(void) unsigned int imask = STATUSF_IP4 | STATUSF_IP3 | STATUSF_IP2 | STATUSF_IP1 | STATUSF_IP0; + mips_cpu_irq_init(); + /* Default everything to IP2 */ for (i = 0; i < SB1250_NR_IRQS; i++) { /* was I0 */ __raw_writeq(IMR_IP2_VAL, -- 2.53.0