From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794618831; b=bidtCmckmGjAkcT5g+8usQhQCr/SxxnRDmYTbSb91LjegDTNx4T1l2DRZRXGTdV5gio6 4wFehR77AUCL/QldxGsOLrdZBbaM/TVMb/1IGQ4o6IoLzW3QscO5reRujePV+hPfe0Fws i+HanQ7e+0Y0MzIB36dxxf56gfWKcYX1o4/KH8AoggLwHgOcD+g5qzLcJmy4dhS0PVtA7 dD156l4F9gME5dUG72zMEwjCxn02y1Tp+WUdcOhnKnnQUk6pf6RsTUMFOMWH/35k6qd2P xUC91MBi2oUM/gs6xyhWHDqDo5C1BQS5bbIHKsfVamlmER6eFYi+hWhTcRgg9/j7JkA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794618831; h=DMARC-Filter:Received:DKIM-Signature:Received:Received: DKIM-Signature:X-Google-DKIM-Signature:X-Forwarded-Encrypted: X-Gm-Message-State:X-Gm-Gg:X-Received:X-Received:Received:From:Date: Subject:MIME-Version:Content-Type:Content-Transfer-Encoding: Message-Id:References:In-Reply-To:To:Cc:X-Mailer: X-Developer-Signature:X-Developer-Key:X-Proofpoint-Spam-Details-Enc: X-Proofpoint-Spam-Info:X-Proofpoint-ORIG-GUID:X-Authority-Analysis: X-Proofpoint-GUID:X-Proofpoint-Virus-Version: X-Proofpoint-Spam-Details; bh=xa2yBRKrVwpDPP1DRDU0RWXac09ILbJ4aA8qjd/NqFA=; b=SotiQt5cy+YycDn/S6DqAyPaRBWFEXWX1fHBZudi0z41NZWmTApbnggDnXcSPKjxftYR v5G3tPeEQOfQcwTa4UVmEeuA7A6rrEMmwi4U+GdQooVj6VZ2YU89uo6dNBbONK+wsHQI6 cIj+HLNBMy9P+xyvQFu3lpvMEQp5EAi6hZbvMtv2PsXfG3UWaoHyPEm7Pwmp3VSYEleON woD/0PaGhNWL0c2gg8qw+nyoJBIFvUMFCWn0w0p1qLxj6Gl1VIQPcSUoYhTNI4kvCbF/Y tR7Dc7es3sEIvYF/Fvl8WAgujbB9fBJ+Lir/m/3LLofWBKOQ9kYBfAjj3CxaTdlczEA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=TvXxghXl; dkim=pass header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b="Ph6aBd/t"; arc=none smtp.remote-ip=205.220.168.131 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4007E606A88A for ; Sat, 14 Nov 2026 01:13:51 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 4007E606A88A Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=TvXxghXl; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=Ph6aBd/t Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6AE0h71Q3453383 for ; Sat, 14 Nov 2026 01:13:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xa2yBRKrVwpDPP1DRDU0RWXac09ILbJ4aA8qjd/NqFA=; b=TvXxghXli/NERShK lRziK11vQKFCUAa+qIOXMaTzIkMb4BTPYIV8G33dXQ+OJH7zkjmQNVV6M5paWk3P +nS1ozi3i2XQKnZ+aCUhJQmM8bUzkBQUT6WM7DmlGncUXHo9pw4VwDA06kQSeTAT hCC4Jn4OFLzUrKLDMWY3IiWcavGGZpP4m2YaTNx781hsV3yhSeRAHT4Y86muQrt6 2wcakM3THVAMa7Td9kGNl5WMGjl5js0t81qUiy2jQuUBytT7+WbBygVQX2QXRg4m DOeLC3SaoZtJsPBE1cPOtcAJMrl7bZX3C4Rysx0czgeAcNtJrS86/8gmM2G10u+5 T8AJ9w== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hxdbnr2nq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 14 Nov 2026 01:13:50 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-378722fd4a3so1824077eec.0 for ; Fri, 13 Nov 2026 17:13:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1794618830; x=1795223630; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=xa2yBRKrVwpDPP1DRDU0RWXac09ILbJ4aA8qjd/NqFA=; b=Ph6aBd/tZf5LC3ho61DxZb/8/1LfdlCmNBaiMnAnqOTDF7cDJbV6J0H2JW+S2Q6uWk FkGhVlC30vPz7kj1Gmmcn3jja9jqF+Sp/Nc074ZRVBJ7foK48Xv+FWiUX5RfznSE7hEC bp7q4+Ar7TMfVCjhYnOUNTPVAomFHEn+oj0/tmEWUAcRnzC1vs74ebkvENCr6OLbwa8U fC4s9SZoa2XEFTqvuRuECtiY/ANBw9wjiDmbaSpuSFQcdtDRP6RjwZ04geIO2YSSLY0b WboWNFBFCxVUt6qQujVp7J62bZGsVQygyDFZcwYB78obTKQatCXggriVULbCaM2jEYqh PjLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1794618830; x=1795223630; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=xa2yBRKrVwpDPP1DRDU0RWXac09ILbJ4aA8qjd/NqFA=; b=Fg3mglzhQ8KE8J4ksKDJzyKTpzT4y/Drtwok+/xJmIW4/xb5WFfLzuGEiB1VKSle3Z CulN5YuROCkCUUbPpezf6MBkqRBE7e5nIMjZEImKvwohZ3Bzbrvp0SFb/75T5HDMW2fy Y9nKjFu6IFJEnEW02rcZ9fWBm5DGvRUlGellkZ1xEGYayw9Pj4/4qdhfaQYMm20MC4N5 Bjr37yc8Vs/MdG+jHJ8os6GuTfn2Kk0tvptKvTlC0kB0S1sU+YElgw1daXDO0zIFoEIS H2DH4e9N4iVDpCboTk8pr5uAtwaI1sUGubUQuEPDSRim14LA0Q5PzXE8VgRI6+SuC65T m0QQ== X-Forwarded-Encrypted: i=1; AL+hErFC29N9THl7vLGUURBV+Pq9ovAv9egBXreOag9CR8aRPxDAmpVvp2CLnRU63xax8pyULvmIFrQRnsWS1gQ=@vger.kernel.org X-Gm-Message-State: APuU4Z8zRX9A51vL1H5BXCHZo2e68icxomjGBx/qljpJeDCJQuYB3D79 /PcVwA2PkchsSNkgNfleMyrY6hcEfNw08zawEyF1fglidf/HWGjchImSFhjuGQPzDSLa0L6UwYj sCEw8zCBbndi9Iy8PZhdhpqdzQX+sedB6TRdcOTPKlCmEDy15wdpgmLXCXdMMdUfhk00= X-Gm-Gg: AYBFou23qdl5ib5+jbpz6zSlKes/N1EPSPpBvZTUZA6tukS//mYM1iEvNxKtuuMqjpu OiDeTWHW4uKHlW62rN9+Q+cp0dWiUyV54QE9+alvOrzTJQzydyPmTsartpBxzGgUKC749L1tB38 /9Bp1CclGlh9BiUBKF+trrRf2H4NCHGH/zA5U525rwyz3KOdm9VLlgcFw5EzaR82XJGUU53YBUo ZtSTyKg5hKl3AEW8jugKK0PZxVOfDiaFOYi8cKZsudxpLyrFZ7lCQDpmPk78tdnaeFqPeU6WZ0Y 3zOvX2WXIUq7ogsAg7NnWXeSLFpa5dVBrqXJY7toE/xTOwYAEjwqJFZ+JzSBCd3xqB6gc0IWy/e MJ1cUP0dMn5DKgSDIOCXKJaPTX2PGz3w4V8cWQWivBtBzAi6rqOWEcyvBmZki/Xte95Oz8SX+/l UM2DECCwlO X-Received: by 2002:a05:7300:d406:b0:35f:2bc:82d3 with SMTP id 5a478bee46e88-379662913ddmr3152193eec.15.1794618829720; Fri, 13 Nov 2026 17:13:49 -0800 (PST) X-Received: by 2002:a05:7300:d406:b0:35f:2bc:82d3 with SMTP id 5a478bee46e88-379662913ddmr3152165eec.15.1794618829039; Fri, 13 Nov 2026 17:13:49 -0800 (PST) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3795378d7e5sm10952813eec.3.2026.11.13.17.13.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Nov 2026 17:13:48 -0800 (PST) From: Krishna Chaitanya Chundru Date: Sat, 14 Nov 2026 06:43:08 +0530 Subject: [PATCH v3 6/6] arm64: qcom: monaco: Add PCIe Endpoint nodes X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20261114-monaco_ep-v3-6-7fe227cdfac0@oss.qualcomm.com> References: <20261114-monaco_ep-v3-0-7fe227cdfac0@oss.qualcomm.com> In-Reply-To: <20261114-monaco_ep-v3-0-7fe227cdfac0@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Manivannan Sadhasivam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Helgaas , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1794618790; l=6008; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=7vC19cFzK+ATwY4+JnGLnuv6fmnvDEYRfdiPC1jqRUs=; b=G/pfbCt2jLgsf31xuUH3byqHYChDhpZsp+OkgduHkcPs1DmC8KjFn2AQeR3/kTkn3Dxjfow/j n2mNYlPmIX0CaCNx8W6aPCXZQp1DW8LyXpGBauxMIiqtqCCYmNA1xk2 X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMTE0MDAwNCBTYWx0ZWRfX4MRZbCDzZ4Yd e8BEThsMRaSU50ITsxZ9ez1+FvsgY907OAiDIPGuEuH1+aB5GY12OIslcG/8sIMxkHRTKExHo2h O/pMmmqS8OkWFQ5c6rh9/XgQdtJOwSCkxgFdEv8r8sMLjDlbTwl7RuvD2cPE3/YilFWxN1Mr8kT xcgAnCIQDmqtKnHJgznj91LgMWhhGF9DIKZV05FTlWy6piH4XWRh9EilHlUfVFc3pTXg30Z2SHS orIjPNeEx0/rsb/k82Lj05w7h0RDni2e+OgZ4AFDYdux8YcTdmNYbRNQiiC5JQklVlXX46Rfoun jGOzRgZ6531gMFZh40C04d1CuypOtxRWxuwHE+5zpM9RY5DtHL76PPWH0fcEbihaoF0blnu8VeJ FdKjwl8O9SC53rRhd7R6hHIZdW4DIXC2HSj0nNd3yhTtG7ZIBUCOZSnguU9KOqdlOB0oKu46TJY UUWHBkxkMCFdsFACfOQ== X-Proofpoint-Spam-Info: AW1haW4tMjYxMTE0MDAwNCBTYWx0ZWRfX1GOrOSPRc4rr UGWXVaxUHGpau8Pctn8QYFOWuhw2nNSxA6/XNWINt4vyoAh7JURSCTVQaX8TOTbxoxvyjFgC6RA 3NJtUOjDqLx5OBlqBryt9Q/B7NZYk8w= X-Proofpoint-ORIG-GUID: JdMCYkE7DkVQ-JcTUwlC7tlMF4wn-476 X-Authority-Analysis: v=2.4 cv=ULFIjyfy c=1 sm=1 tr=0 ts=6af7b5ce cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=zJRp6_cAMcgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=hNZP5i6h11z2s_4BSHIA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-GUID: JdMCYkE7DkVQ-JcTUwlC7tlMF4wn-476 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.138,FMLib:17.12.100.49 definitions=2026-11-13_07,2026-11-11_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 phishscore=0 malwarescore=0 suspectscore=0 bulkscore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2611040001 definitions=main-2611140004 Monaco has two PCIe controllers that can operate in Endpoint mode. Describe the Endpoint nodes for both controllers, including their register regions, clocks, interrupts, interconnects, IOMMU mappings, resets, power domains, and PHY connections etc. Signed-off-by: Krishna Chaitanya Chundru --- arch/arm64/boot/dts/qcom/monaco.dtsi | 147 +++++++++++++++++++++++++++++++++++ 1 file changed, 147 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/qcom/monaco.dtsi index f27f0953ab9e..4a1325aaf072 100644 --- a/arch/arm64/boot/dts/qcom/monaco.dtsi +++ b/arch/arm64/boot/dts/qcom/monaco.dtsi @@ -12,6 +12,7 @@ #include #include #include +#include #include #include #include @@ -2406,6 +2407,57 @@ pcieport0: pcie@0 { }; }; + pcie0_ep: pcie-ep@1c00000 { + compatible = "qcom,qcs8300-pcie-ep", "qcom,sa8775p-pcie-ep"; + reg = <0x0 0x01c00000 0x0 0x3000>, + <0x0 0x40000000 0x0 0xf20>, + <0x0 0x40000f20 0x0 0xa8>, + <0x0 0x40001000 0x0 0x4000>, + <0x0 0x40200000 0x0 0x1fe00000>, + <0x0 0x01c03000 0x0 0x1000>, + <0x0 0x40005000 0x0 0x2000>; + reg-names = "parf", "dbi", "elbi", "atu", "addr_space", + "mmio", "dma"; + + clocks = <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a"; + + interrupts = , + , + ; + interrupt-names = "global", "doorbell", "dma"; + + interconnects = <&pcie_anoc MASTER_PCIE_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_PCIE_0 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "pcie-mem", "cpu-pcie"; + + dma-coherent; + iommus = <&pcie_smmu 0x0000 0x7f>; + resets = <&gcc GCC_PCIE_0_BCR>; + reset-names = "core"; + power-domains = <&gcc GCC_PCIE_0_GDSC>; + phys = <&pcie0_phy>; + phy-names = "pciephy"; + reset-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios = <&tlmm 0 GPIO_ACTIVE_LOW>; + pinctrl-0 = <&pcie0_ep_default_state>; + pinctrl-names = "default"; + num-lanes = <2>; + linux,pci-domain = <0>; + + status = "disabled"; + }; + pcie0_phy: phy@1c04000 { compatible = "qcom,qcs8300-qmp-gen4x2-pcie-phy"; reg = <0x0 0x01c04000 0x0 0x2000>; @@ -2597,6 +2649,57 @@ pcieport1: pcie@0 { }; }; + pcie1_ep: pcie-ep@1c10000 { + compatible = "qcom,qcs8300-pcie-ep", "qcom,sa8775p-pcie-ep"; + reg = <0x0 0x01c10000 0x0 0x3000>, + <0x0 0x60000000 0x0 0xf20>, + <0x0 0x60000f20 0x0 0xa8>, + <0x0 0x60001000 0x0 0x4000>, + <0x0 0x60200000 0x0 0x1fe00000>, + <0x0 0x01c13000 0x0 0x1000>, + <0x0 0x60005000 0x0 0x2000>; + reg-names = "parf", "dbi", "elbi", "atu", "addr_space", + "mmio", "dma"; + + clocks = <&gcc GCC_PCIE_1_AUX_CLK>, + <&gcc GCC_PCIE_1_CFG_AHB_CLK>, + <&gcc GCC_PCIE_1_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a"; + + interrupts = , + , + ; + interrupt-names = "global", "doorbell", "dma"; + + interconnects = <&pcie_anoc MASTER_PCIE_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_PCIE_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "pcie-mem", "cpu-pcie"; + + dma-coherent; + iommus = <&pcie_smmu 0x0080 0x7f>; + resets = <&gcc GCC_PCIE_1_BCR>; + reset-names = "core"; + power-domains = <&gcc GCC_PCIE_1_GDSC>; + phys = <&pcie1_phy>; + phy-names = "pciephy"; + reset-gpios = <&tlmm 23 GPIO_ACTIVE_LOW>; + wake-gpios = <&tlmm 21 GPIO_ACTIVE_LOW>; + pinctrl-0 = <&pcie1_ep_default_state>; + pinctrl-names = "default"; + num-lanes = <4>; + linux,pci-domain = <1>; + + status = "disabled"; + }; + pcie1_phy: phy@1c14000 { compatible = "qcom,qcs8300-qmp-gen4x4-pcie-phy", "qcom,sa8775p-qmp-gen4x4-pcie-phy"; @@ -6239,6 +6342,50 @@ tlmm: pinctrl@f100000 { #interrupt-cells = <2>; wakeup-parent = <&pdc>; + pcie0_ep_default_state: pcie0-ep-default-state { + wake-pins { + pins = "gpio0"; + function = "gpio"; + drive-strength = <2>; + }; + + clkreq-pins { + pins = "gpio1"; + function = "pcie0_clkreq"; + drive-strength = <2>; + bias-pull-up; + }; + + perst-pins { + pins = "gpio2"; + function = "gpio"; + input-enable; + bias-pull-up; + }; + }; + + pcie1_ep_default_state: pcie1-ep-default-state { + wake-pins { + pins = "gpio21"; + function = "gpio"; + drive-strength = <2>; + }; + + clkreq-pins { + pins = "gpio22"; + function = "pcie1_clkreq"; + drive-strength = <2>; + bias-pull-up; + }; + + perst-pins { + pins = "gpio23"; + function = "gpio"; + input-enable; + bias-pull-up; + }; + }; + cam0_default: cam0-default-state { pins = "gpio67"; function = "cam_mclk"; -- 2.34.1