From: Mohammad Rafi Shaik <quic_mohs@quicinc.com>
To: Konrad Dybcio <konrad.dybcio@linaro.org>,
<krzysztof.kozlowski+dt@linaro.org>, <swboyd@chromium.org>,
<andersson@kernel.org>, <broonie@kernel.org>, <agross@kernel.org>
Cc: <robh+dt@kernel.org>, <linux-arm-msm@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<quic_rohkumar@quicinc.com>, <srinivas.kandagatla@linaro.org>,
<dianders@chromium.org>, <judyhsiao@chromium.org>,
<quic_visr@quicinc.com>,
Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
Subject: Re: [RESEND v6 8/8] arm64: dts: qcom: sc7280: Add qcom,adsp-pil-mode property in clock nodes
Date: Mon, 26 Jun 2023 16:47:18 +0530 [thread overview]
Message-ID: <20ec31b3-667a-0617-71d4-586789e2c2a4@quicinc.com> (raw)
In-Reply-To: <b2553058-bd78-6d9f-dcd0-d1c086b4fc3b@linaro.org>
On 6/16/2023 5:06 PM, Konrad Dybcio wrote:
> On 16.06.2023 12:35, Mohammad Rafi Shaik wrote:
>> From: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
>>
>> Add "qcom,adsp-pil-mode" property in clock nodes for herobrine
>> crd revision 3 board specific device tree.
>> This is to register clocks conditionally by differentiating ADSP
>> based platforms and legacy path platforms.
>> Also disable lpass_core clock, as it is creating conflict
>> with ADSP clocks and it is not required for ADSP based platforms.
>>
>> Signed-off-by: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
>> Signed-off-by: Mohammad Rafi Shaik <quic_mohs@quicinc.com>
>> ---
>> .../qcom/sc7280-herobrine-audioreach-wcd9385.dtsi | 12 ++++++++++++
>> 1 file changed, 12 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi
>> index c02ca393378f..876a29178d46 100644
>> --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine-audioreach-wcd9385.dtsi
>> @@ -197,6 +197,14 @@ q6prmcc: clock-controller {
>> };
>> };
>>
>> +&lpass_aon {
>> + qcom,adsp-pil-mode;
> That's a whole bunch of hacky bindings that makes no sense..
>
> What should have been done from the beginning is:
>
> - all clocks should be registered inside the clock driver, unconditionally
> as far as .c code is concerned
>
> - the regmap properties within should reflect the actual max register
> range within the hardware block
>
> - device-tree should contain protected-clocks, which omits registering
> specified clks (I guess in the ADSP-less case you could probably even
> register all of them and it wouldn't hurt)
>
For AR solution, it is required to add "qcom,adsp-pil-mode" flag to
enable ahbm and ahbs clocks.
Please refer:
https://elixir.bootlin.com/linux/v6.4-rc7/source/drivers/clk/qcom/lpassaudiocc-sc7280.c
>> +};
>> +
>> +&lpass_core {
>> + status = "disabled";
> status = "reserved";
>
> Konrad
Okay, will change status flag.
Rafi
>> +};
>> +
>> &lpass_rx_macro {
>> /delete-property/ power-domains;
>> /delete-property/ power-domain-names;
>> @@ -239,3 +247,7 @@ &lpass_va_macro {
>>
>> status = "okay";
>> };
>> +
>> +&lpasscc {
>> + qcom,adsp-pil-mode;
>> +};
next prev parent reply other threads:[~2023-06-26 11:17 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-16 10:35 [RESEND v6 0/8] Add SC7280 audioreach device tree nodes Mohammad Rafi Shaik
2023-06-16 10:35 ` [RESEND v6 1/8] arm64: dts: qcom: sc7280: Modify lpasscc node name Mohammad Rafi Shaik
2023-06-16 11:23 ` Konrad Dybcio
2023-06-16 10:35 ` [RESEND v6 2/8] dt-bindings: remoteproc: qcom: sc7280-adsp-pil: Add missing properties Mohammad Rafi Shaik
2023-06-16 10:35 ` [RESEND v6 3/8] arm64: dts: qcom: sc7280: Extract audio nodes from common idp dtsi file Mohammad Rafi Shaik
2023-06-16 10:35 ` [RESEND v6 4/8] arm64: dts: qcom: sc7280: Add sound node for crd-rev3 board Mohammad Rafi Shaik
2023-06-16 10:35 ` [RESEND v6 5/8] arm64: dts: qcom: sc7280: Add LPASS PIL node Mohammad Rafi Shaik
2023-06-16 11:25 ` Konrad Dybcio
2023-06-26 11:07 ` Mohammad Rafi Shaik
2023-06-26 12:17 ` Konrad Dybcio
2023-06-16 10:35 ` [RESEND v6 6/8] arm64: dts: qcom: sc7280: Modify VA/RX/TX macro clock nodes for audioreach solution Mohammad Rafi Shaik
2023-06-16 11:29 ` Konrad Dybcio
2023-06-26 11:13 ` Mohammad Rafi Shaik
2023-06-26 12:24 ` Konrad Dybcio
2023-06-26 15:26 ` Krzysztof Kozlowski
2023-06-16 10:35 ` [RESEND v6 7/8] arm64: dts: qcom: sc7280: Modify LPASS_MCC reg region size in the lpass_tlmm node Mohammad Rafi Shaik
2023-06-16 11:30 ` Konrad Dybcio
2023-06-21 5:59 ` Mohammad Rafi Shaik
2023-06-16 10:35 ` [RESEND v6 8/8] arm64: dts: qcom: sc7280: Add qcom,adsp-pil-mode property in clock nodes Mohammad Rafi Shaik
2023-06-16 11:36 ` Konrad Dybcio
2023-06-26 11:17 ` Mohammad Rafi Shaik [this message]
2023-06-26 12:33 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20ec31b3-667a-0617-71d4-586789e2c2a4@quicinc.com \
--to=quic_mohs@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=judyhsiao@chromium.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=quic_rohkumar@quicinc.com \
--cc=quic_srivasam@quicinc.com \
--cc=quic_visr@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=srinivas.kandagatla@linaro.org \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®