From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47AD132AABD for ; Tue, 23 Dec 2025 09:56:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766483798; cv=none; b=nF8oIDPrYI2vE2d+UAZRuBuaWFJKYxaG0emI0bNTNfJwFT2XdZcRxYssG/OWpOISgyZ4ZO9/HQkMCycpHrvh1/DPada9o8i7FcTQXn1HB2Vg8p5b71Kk4kCE7tS3x/Gs7ab0yinm8qYw2JlNENSi5KShFEoa6SnSc1e0z2XW2uA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766483798; c=relaxed/simple; bh=lwVb17SkiONM66zGI7EYc14PR6wYd2ejDZ3F+14M+Ho=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=FHGmoc6d6ImqM8eWHWebL5m9gNUZsKgiLItazVJZjG91FWpHskF5+R1lnTAS1E2piqqmv4gUmanbyYO3ZgQW+ncbNEV8kH31oOpGMtZHy8UKdrLL5IqMLcE7x5SMD54kDBs9hIgL10XfuwvWeFRJ8VXzAxPgUAMlIjX1hhc01Aw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nC50Df+v; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nC50Df+v" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-477563e28a3so30616575e9.1 for ; Tue, 23 Dec 2025 01:56:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1766483794; x=1767088594; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=lwVb17SkiONM66zGI7EYc14PR6wYd2ejDZ3F+14M+Ho=; b=nC50Df+vf5jAcARCwiLsqBxoOojDnkXbKMgpjSgCXuBsx/YCqFqokLpahRLAHfkyg9 fS+UsoqoYakTPR/IBsYw1W3NX9pRAJPgpl2Cl/nrFeOpeUbregNlT6r6SuuL57FCjx2f X+NNqDIDqJfGN8Eagxop6iGwFidfQEqEen9vGpgKI++WBQMCKdWd+ddHEVOAeevyVnTg rXHIPV/iAPib2MW3yW+xkdBRVYTWZw3P4YMicM1iEk9EcfM5g8cw51GJXRUe6dFfYSqX vFxIzHo6J9+vfsjPr8YhzyVq8Sd1Hpc9zQFX2+/S+E17V1N8t6bHcsDb1VBXKjte/xq6 ciCA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1766483794; x=1767088594; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=lwVb17SkiONM66zGI7EYc14PR6wYd2ejDZ3F+14M+Ho=; b=gEYeUhvzD/u4LYBSbPJRuVVZdk4S2hf7npKK1CMrD16BSR2ndXWW8XslolYi/Y9VOT SgBcFuKRKvkLowlkN8n+NU31d6ufkE9L02RiiRBGn3JKUmy4Ct+HadpOYrf6VF4BcyZs gSFNCC/0eYSfntCee9B+o02tKYqG3ogHtKyxjnJKFUql4x6DVIgxA53Mcfm+m/tv/sO8 yH+Ru2coKZPAb3tKV6YgSLKYtHUNhbzfRHoA7z7Y0eR/VADAjBHokke8ZVkQbqx97hk3 4NB1gAYSLrYfTM0jawIFEJEpmn4WlLByPpiEX1OeQgrdV7UYykJsjR7smCEW+FMeTpb0 7OBw== X-Forwarded-Encrypted: i=1; AJvYcCWqn7ET3MSOlA6yfpP6SM6cxgWziKG9oQP10X8WFKSlYYFN/b69Erxkw68PXsH76jJI80pPdt66BLsQcws=@vger.kernel.org X-Gm-Message-State: AOJu0Yxlg1/XJkRNiGB8tHLEtBt50i0AcBx5KNeiowNqiyOy/95OoUY3 ayl2QoS4AyQqLUY27igOGX1EabK0osZkL+A1h+++B5ftdrTij+s++3Xm/2/Mh9ZDO4w= X-Gm-Gg: AY/fxX7YSsgB4R1JN5S3XnP1pNbaLoXNBbkAia0QvIEkT+L8Ve2KdXEX7Y/ZmP/sur8 jn3GG8cqKqmvxlp5T/k8Oz3ZAioFiPjZhJQ3cgYuI5OHFFcpTQjvOe8Ny0glG7iIyxaB2tFrQ+M X0ZdPRKWJctV6RCV12zQDwDNgj4nJD4AamIqlsfU0Tfge0I53YOzn2ZsazQZnVvT74rDOQADbGi O93i5YAzwFiXB6pia0/BiE59iS8ih14WKhpzp9WzL7kzZ6HeVuQGZx+3AVKw4F538NfUEuKCiqm MzDNmUk5bJ4qGRtm7SYrYZS8mh7XN3MKuBjkDoC9eDNVkt4whzfedEpCI3K3afG0w5trtfahRmD 9aJStN2btUHrZqbSVpYZl4yd/N9cQYHjkPOVb0a+jqyO4onI2knoJ17bFbwwGxH9XjkIpf9HwUn OAZrw4eMiVRVmL1RcSmT4bKmAfiLg= X-Google-Smtp-Source: AGHT+IHOPoabgpxzbwqkJAWzHxPTOtYYAX+lcS7QbhXZKZz5wUnl7nSHBNAH+unsA401WC75ARb6aw== X-Received: by 2002:a05:600c:8b82:b0:47b:deb9:163d with SMTP id 5b1f17b1804b1-47d18b99b99mr130415825e9.7.1766483794521; Tue, 23 Dec 2025 01:56:34 -0800 (PST) Received: from draszik.lan ([212.129.75.63]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d193d4e91sm228918095e9.13.2025.12.23.01.56.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Dec 2025 01:56:34 -0800 (PST) Message-ID: <2150539a352c802372ffb9dbb3a47cf8b4e8a816.camel@linaro.org> Subject: Re: [PATCH v4 4/5] soc: samsung: exynos-chipid: add google,gs101-otp support From: =?ISO-8859-1?Q?Andr=E9?= Draszik To: Tudor Ambarus , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Peter Griffin , Srinivas Kandagatla Cc: Krzysztof Kozlowski , semen.protsenko@linaro.org, willmcvicker@google.com, kernel-team@android.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Date: Tue, 23 Dec 2025 09:56:45 +0000 In-Reply-To: <20251222-gs101-chipid-v4-4-aa8e20ce7bb3@linaro.org> References: <20251222-gs101-chipid-v4-0-aa8e20ce7bb3@linaro.org> <20251222-gs101-chipid-v4-4-aa8e20ce7bb3@linaro.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.56.2-2+build3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 On Mon, 2025-12-22 at 16:30 +0000, Tudor Ambarus wrote: > GS101 is different (but also e850 and autov9 I assume) from the SoCs > that are currently handled by the exynos-chipid driver because the > chip ID info is part of the OTP registers. GS101 OTP has a clock, an > interrupt line, a register space (that contains product and chip ID, > TMU data, ASV, etc) and a 32Kbit memory space that can be > read/program/locked with specific commands. On GS101 the "ChipID block" > is just an abstraction, it's not a physical device. When the power-on > sequence progresses, the OTP chipid values are loaded to the OTP > registers. >=20 > Add the GS101 chip ID support. The support is intentionally added in the > exynos-chipid driver, and not in a dedicated Exynos OTP driver, because > we estimate that there will not be any OTP consumers in the kernel other > than the chip ID/SoC interface. The downstream GS101 drivers confirm > this supposition. >=20 > Signed-off-by: Tudor Ambarus > --- > =C2=A0drivers/soc/samsung/exynos-chipid.c | 70 ++++++++++++++++++++++++++= ++++++----- > =C2=A01 file changed, 61 insertions(+), 9 deletions(-) Reviewed-by: Andr=C3=A9 Draszik