From: Judith Mendez <jm@ti.com>
To: Stefano Radaelli <stefano.radaelli21@gmail.com>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Cc: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v6 0/3] Add support for Variscite VAR-SOM-AM62P5 and Symphony board
Date: Tue, 9 Sep 2025 13:37:54 -0500 [thread overview]
Message-ID: <228bd986-6182-4e4d-ba2f-58ed4dea27e0@ti.com> (raw)
In-Reply-To: <20250904132240.36819-1-stefano.radaelli21@gmail.com>
Hi,
On 9/4/25 8:22 AM, Stefano Radaelli wrote:
> This patch series adds support for the Variscite VAR-SOM-AM62P system on module
> and the Symphony carrier board.
>
> The VAR-SOM-AM62P is a compact SOM based on the TI AM62P Sitara processor,
> featuring up to 8GB DDR4 memory, eMMC storage, Gigabit Ethernet, and various
> peripheral interfaces. The Symphony board is a feature-rich carrier board that
> showcases the SOM capabilities.
>
> The series includes:
> - Device tree bindings documentation
> - SOM device tree with common peripherals
> - Symphony carrier board device tree with board-specific features
>
> The implementation follows the standard SOM + carrier board pattern where the
> SOM dtsi contains only peripherals mounted on the module, while carrier-specific
> interfaces are enabled in the board dts.
>
> Tested on VAR-SOM-AM62P with Symphony carrier board.
For the series,
Reviewed-by: Judith Mendez <jm@ti.com>
prev parent reply other threads:[~2025-09-09 18:38 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-04 13:22 Stefano Radaelli
2025-09-04 13:22 ` [PATCH v6 1/3] dt-bindings: arm: ti: Add bindings for Variscite VAR-SOM-AM62P Stefano Radaelli
2025-09-04 13:22 ` [PATCH v6 2/3] arm64: dts: ti: Add support " Stefano Radaelli
2025-09-08 18:06 ` Judith Mendez
2025-09-09 6:45 ` Stefano Radaelli
2025-09-09 18:35 ` Judith Mendez
2025-09-08 18:09 ` Judith Mendez
2025-09-04 13:22 ` [PATCH v6 3/3] arm64: dts: ti: var-som-am62p: Add support for Variscite Symphony Board Stefano Radaelli
2025-09-09 18:37 ` Judith Mendez [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=228bd986-6182-4e4d-ba2f-58ed4dea27e0@ti.com \
--to=jm@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh@kernel.org \
--cc=stefano.radaelli21@gmail.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®