From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qk1-f182.google.com (mail-qk1-f182.google.com [209.85.222.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BFCCE4A43E8 for ; Mon, 12 Oct 2026 16:04:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.182 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791821069; cv=none; b=OLd82e3xIZXGjZ+KJNv6eEWfFCb4mVH0BAAjdTHE5rwkyu8k9tUutyzOVxCKotApEYQg7ZSn4ivBAz0HLd9/2HT4Mt6bdd7S/YYzU1TGMAo3MHXKk2A57RYVjUij5Z3Q4Dt7ESSdWjaLh3vMIYQA0MxFPbIpNJ+3KnqUSeMxXjI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791821069; c=relaxed/simple; bh=PFwuJYxYbHzYOrQGOqQkjsM9gJQq3amLZPRqzWlEQi4=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=lHbp/z8Ao5USP9Ur01edW+msIWETYkK1oi4PZKMRep1FpQuFXoJt9J2saRHLS35s6ewkHSHnSHrWMRddzkqZDrhLa3kzQfQFE3UoPJMTOBJMqEKvHLaKoZbmgQCtW60f/zKexVpvQzMO0AKZZxUXBnuEZoy5NbaowGb5682zbJs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=vE3Q4HI4; arc=none smtp.client-ip=209.85.222.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="vE3Q4HI4" Received: by mail-qk1-f182.google.com with SMTP id af79cd13be357-93cbee4b010so121957285a.0 for ; Mon, 12 Oct 2026 09:04:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1791821067; x=1792425867; darn=vger.kernel.org; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:from:to:cc:subject:date:message-id:reply-to :content-type; bh=KBZy9CvLpjRJHFxBiFOyI0eAdKUiKTp4IxBeE2T+R8A=; b=vE3Q4HI4J4ZBwkg5y5yup3ZGtFQhVKftlEXVVQrlwiNrGk+QJGPnq24/TcJwXywlnR 9CJ2HKtyZpr8G1EG89E7Zd33Ypo5RuB7ze8qhugJqXl6zwBrh1jeTOHZynoFgR4ke6IZ 9hDtUlcK59JK1NrSW/kiCvs8Ebj26YYSwVaSpjhhtFl9NStdfQ3pVkK5bJQi5320/Vsd MpSLxc3H1H5+oxjk53MgGcmuJSp71ch5oFeZZFnLlstKAkRSsAqLzmPQH1heqx5Zj5aw JWi6vN7u0Koqr5GsRYcSGJdL1/FzqZS2478ucsZnICcpheKwWpC0qjoGRUZyhiPewUOz 44qg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791821067; x=1792425867; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=KBZy9CvLpjRJHFxBiFOyI0eAdKUiKTp4IxBeE2T+R8A=; b=I8KgLK7b2L18WHR8SrTbFWblHCObiWT4asv7M2RRoYfjBzG+T/fW4hbCXPVk9ZFj+3 iFUcUuE/B70U8T+jH4bGregQNal3OOQWZWemQ6W1dMcd5okhoPKX/xEFVBV86EVXH+od TXdnTRo4FTtTo0c10J7F+Dbx1V26JF4lejzV/HBi8y+SACLMsK8xm5jCZ1m76uOddaR8 UqEz2AKdT0RCr0wajX+l4Gs66ukWOarAaVrbsO11AfgllmMQT27hWVyEfUJlTxqmSRlu W35ZQtDIFN7Scm/FzMRVqgYHq1NwFYXn8OTP2CeEFC8vKC1OaZ4fQnQtUjnCEV98+ape M6DA== X-Forwarded-Encrypted: i=1; AKwUvBxFhC7OHjhIjt4W8QewTH/KNH93tC9gn5njrt+kWMyjf0xXzXoGRxG9r+qt+FjTae9uTLJA73ET5EvXqRY=@vger.kernel.org X-Gm-Message-State: AFq9FYIcNe3S+tNbzxa7OxZdQhTU5gx1aoyv71AQMGSfPcJSZlAGByOz N7xcGm06k5z9FLqZsuglLa1OlOm79NNfELpgoED14nB9eqg3XYaffvmiXpEjMY7miDY= X-Gm-Gg: AYBFou2fDvdmUxxS4B/KfRPD5rk5lq8wbAjeYJ3GWXVAhlK8LNzK+LeXCC33r5aX2QA IRLyLFrQef2Qr3N9kJG5y7XMA7iv0tTX0Pa0pcDUDNlAfJ/5zSCu6wPD6RzWuG7yEPpjXiyRT7w 3O1iqBFtDfw6ZHZLCR3/1KvgynJ+Fee7D1Ccat5zx47pQzKgeCa7sXrsLuJ7Z5/raYR/DkXqT2K LcED84QDJXD6IY005zaV2zEj8FLld2Ug/eyxNISugCOANOWBqibUO0cuzUcvkHJMSZ2VPYWwEuD zc41KEB0DXcFPCnVURfsS3wSv0RS6UTgEvn7frFm+pOv46WQ3wypn3mVJcq5/hTWXqk7vONnrlc 83lzBnIWGfXvZLtwq58yjxVFHd3uh+0W2MpIM7E0H2HTW3iliXdKqBrTOSwfslclYixFjS/gYPF fdBi2ECW6GbdIOKui7zGYJw2sqNnaLnmDK1+Hw3a2BQe2Rz1enjdXVN1BLkcTLUmtHqF/iCq6Y X-Received: by 2002:a05:620a:2715:b0:93c:c2f4:9182 with SMTP id af79cd13be357-93ebd211041mr1501700385a.20.1791821066523; Mon, 12 Oct 2026 09:04:26 -0700 (PDT) Received: from [172.22.22.28] ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-91b97bce2c5sm928636d6.36.2026.10.12.09.04.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 12 Oct 2026 09:04:24 -0700 (PDT) Message-ID: <27c7ce19-e05b-4c48-8670-01329196970c@riscstar.com> Date: Mon, 12 Oct 2026 11:04:22 -0500 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 4/4] arm64: dts: qcom: qcs6490-rb3gen2: add the clock controller To: Konrad Dybcio , sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: abelvesa@kernel.org, kees@kernel.org, gustavoars@kernel.org, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, danielt@kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-hardening@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Thompson References: <20261012152408.3729237-1-elder@riscstar.com> <20261012152408.3729237-5-elder@riscstar.com> Content-Language: en-US From: Alex Elder In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 10/12/26 11:02 AM, Konrad Dybcio wrote: > On 10/12/26 5:24 PM, Alex Elder wrote: >> The clock controller within the TC9564 SoC is accessed via a PCI >> endpoint bus through BAR 4 of the first embedded PCIe function. >> A syscon node is created to provide access to a range of memory >> that is used by the clock controller and shared with other devices. >> >> Co-developed-by: Daniel Thompson >> Signed-off-by: Daniel Thompson >> Signed-off-by: Alex Elder >> --- > > [...] > >> +&pcie_s1b5d0f0_bar4_bus { >> + syscon@0 { >> + compatible = "syscon", "simple-mfd"; >> + reg = <0x0 0x2000>; >> + >> + tc9564_clock0: clock-controller { >> + compatible = "toshiba,tc9564-clock"; >> + clocks = <&tc9564_xo_board>; >> + #clock-cells = <1>; >> + }; >> + }; > > It's the same file - just put the node under the ep-bus definition OK. I was just trying to avoid very deep indentation. I saw this practice in at least one other place in Qualcomm devicetree files, but I'll do as you say in version 4 of this series. Thank you. -Alex > > Konrad