From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Xiongfeng Wang <wangxiongfeng2@huawei.com>
Cc: "Rafael J. Wysocki" <rafael@kernel.org>,
Viresh Kumar <viresh.kumar@linaro.org>,
gcherianv@gmail.com, Prashanth Prakash <pprakash@codeaurora.org>,
George Cherian <george.cherian@cavium.com>,
Robert Moore <robert.moore@intel.com>,
ACPI Devel Maling List <linux-acpi@vger.kernel.org>,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
Hanjun Guo <guohanjun@huawei.com>,
John Garry <john.garry@huawei.com>
Subject: Re: [PATCH v2 2/2] cpufreq / cppc: Work around for Hisilicon CPPC cpufreq
Date: Fri, 15 Feb 2019 00:15:52 +0100 [thread overview]
Message-ID: <2813657.1l3PCoQO4Z@aspire.rjw.lan> (raw)
In-Reply-To: <86a1eddc-01aa-f32a-9bef-c18c7649149b@huawei.com>
On Thursday, February 14, 2019 2:58:21 PM CET Xiongfeng Wang wrote:
>
> On 2019/2/14 18:58, Rafael J. Wysocki wrote:
> > On Thu, Feb 14, 2019 at 8:46 AM Xiongfeng Wang
> > <wangxiongfeng2@huawei.com> wrote:
> >>
> >> Hisilicon chips do not support delivered performance counter register
> >> and reference performance counter register. But the platform can
> >> calculate the real performance using its own method. This patch provide
> >> a workaround for this problem, and other platforms can also use this
> >> workaround framework. We reuse the desired performance register to
> >> store the real performance calculated by the platform. After the
> >> platform finished the frequency adjust, it gets the real performance and
> >> writes it into desired performance register. OS can use it to calculate
> >> the real frequency.
> >>
> >> Signed-off-by: Xiongfeng Wang <wangxiongfeng2@huawei.com>
> >> ---
> >> drivers/cpufreq/cppc_cpufreq.c | 70 ++++++++++++++++++++++++++++++++++++++++++
> >> 1 file changed, 70 insertions(+)
> >>
> >> diff --git a/drivers/cpufreq/cppc_cpufreq.c b/drivers/cpufreq/cppc_cpufreq.c
> >> index fd25c21c..da96fec 100644
> >> --- a/drivers/cpufreq/cppc_cpufreq.c
> >> +++ b/drivers/cpufreq/cppc_cpufreq.c
> >> @@ -33,6 +33,16 @@
> >> /* Offest in the DMI processor structure for the max frequency */
> >> #define DMI_PROCESSOR_MAX_SPEED 0x14
> >>
> >> +struct cppc_workaround_info {
> >> + char oem_id[ACPI_OEM_ID_SIZE +1];
> >> + char oem_table_id[ACPI_OEM_TABLE_ID_SIZE + 1];
> >> + u32 oem_revision;
> >> + unsigned int (*get_rate)(unsigned int cpu);
> >> +};
> >> +
> >> +/* CPPC workaround for get_rate callback */
> >> +unsigned int (*cppc_wa_get_rate)(unsigned int cpu);
> >> +
> >
> > First off, please don't split the workaround material into two parts.
> > IOW, the other new function added below can go here just fine IMO.
> >
> >> /*
> >> * These structs contain information parsed from per CPU
> >> * ACPI _CPC structures.
> >> @@ -334,6 +344,9 @@ static unsigned int cppc_cpufreq_get_rate(unsigned int cpunum)
> >> struct cppc_cpudata *cpu = all_cpu_data[cpunum];
> >> int ret;
> >>
> >> + if (cppc_wa_get_rate)
> >> + return cppc_wa_get_rate(cpunum);
> >
> > Second, what is the value of using the function pointer above?
> >
> > All we need for now is a flag to indicate whether or not to call
> > hisi_cppc_cpufreq_get_rate() here and return its return value.
>
> How about adding a pointer of 'struct cppc_workaround_info' to indicate whether we have
> found a matches workaround ?
> If I use a flag, I will need another variable to indicate which item of the workaround array 'wa_info'
> to use.
And why do you need to distinguish one of them from the other?
next prev parent reply other threads:[~2019-02-14 23:17 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-14 7:46 [PATCH v2 0/2] " Xiongfeng Wang
2019-02-14 7:46 ` [PATCH v2 1/2] ACPI / CPPC: Add a helper to get desired performance Xiongfeng Wang
2019-02-14 10:42 ` Rafael J. Wysocki
2019-02-14 7:46 ` [PATCH v2 2/2] cpufreq / cppc: Work around for Hisilicon CPPC cpufreq Xiongfeng Wang
2019-02-14 10:58 ` Rafael J. Wysocki
2019-02-14 13:58 ` Xiongfeng Wang
2019-02-14 23:15 ` Rafael J. Wysocki [this message]
2019-02-15 1:25 ` Xiongfeng Wang
2019-02-15 9:28 ` Rafael J. Wysocki
2019-02-14 12:16 ` John Garry
2019-02-14 11:39 ` [PATCH v2 0/2] " John Garry
2019-02-14 13:27 ` Xiongfeng Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2813657.1l3PCoQO4Z@aspire.rjw.lan \
--to=rjw@rjwysocki.net \
--cc=gcherianv@gmail.com \
--cc=george.cherian@cavium.com \
--cc=guohanjun@huawei.com \
--cc=john.garry@huawei.com \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pprakash@codeaurora.org \
--cc=rafael@kernel.org \
--cc=robert.moore@intel.com \
--cc=viresh.kumar@linaro.org \
--cc=wangxiongfeng2@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®