From: Sourabh Jain <sourabhjain@linux.ibm.com>
To: Narayana Murty N <nnmlinux@linux.ibm.com>,
mahesh@linux.ibm.com, maddy@linux.ibm.com, mpe@ellerman.id.au,
christophe.leroy@csgroup.eu, oohall@gmail.com, npiggin@gmail.com,
tpearson@raptorengineering.com, alex@shazbot.org
Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org,
sbhat@linux.ibm.com, harshpb@linux.ibm.com
Subject: Re: [PATCH v4 2/5] vfio/spapr_tce: Normalize EEH IOA error injection addresses
Date: Wed, 23 Sep 2026 17:10:26 +0530 [thread overview]
Message-ID: <2d3a50a9-42c3-4f00-887e-56cf4a0bbe30@linux.ibm.com> (raw)
In-Reply-To: <20260831065441.48654-3-nnmlinux@linux.ibm.com>
On 31/08/26 12:24, Narayana Murty N wrote:
> VFIO_EEH_PE_INJECT_ERR receives a target address from userspace. For
> userspace such as QEMU, this address may be derived from the host Linux
> BAR resource. The platform EEH backends, however, expect the PCI/IOA
> bus address used by firmware error-injection interfaces.
>
> Normalize IOA/MMIO error-injection addresses in the sPAPR VFIO EEH
> ioctl path before dispatching to eeh_pe_inject_err(). If the supplied
> address is already a PCI bus BAR address it is left unchanged. If it is
> a Linux resource address, translate it to the corresponding PCI bus
> address using the BAR-relative offset.
>
> Keep the helper local to VFIO so the address semantics of other
> in-kernel EEH callers are unchanged. This provides common handling for
> both pseries and PowerNV backends.
>
> Signed-off-by: Narayana Murty N <nnmlinux@linux.ibm.com>
> ---
> drivers/vfio/vfio_iommu_spapr_tce.c | 90 +++++++++++++++++++++++++++++
> 1 file changed, 90 insertions(+)
>
> diff --git a/drivers/vfio/vfio_iommu_spapr_tce.c b/drivers/vfio/vfio_iommu_spapr_tce.c
> index 1c0eec228cc6..8a6cc856d7da 100644
> --- a/drivers/vfio/vfio_iommu_spapr_tce.c
> +++ b/drivers/vfio/vfio_iommu_spapr_tce.c
> @@ -774,6 +774,85 @@ static long tce_iommu_create_default_window(struct tce_container *container)
> return ret;
> }
>
> +static bool vfio_spapr_eeh_err_needs_addr_normalize(unsigned int type)
> +{
> + if (type != EEH_ERR_TYPE_32 && type != EEH_ERR_TYPE_64)
> + return false;
> +
> + return true;
> +}
Do we really need this function? It is only used once.
> +
> +static int vfio_spapr_eeh_normalize_addr(struct eeh_pe *pe,
> + unsigned long addr,
> + unsigned long *normalized)
> +{
> + struct pci_bus_region region;
> + struct eeh_dev *edev, *tmp;
> + struct pci_dev *pdev;
> + struct resource *res;
> + resource_size_t pci_start, pci_len;
> + resource_size_t res_start, res_len;
> + resource_size_t offset;
> + int bar;
> +
> + if (!pe || !normalized)
> + return -EINVAL;
> +
> + if (!addr) {
> + *normalized = addr;
> + return 0;
> + }
This silently bypasses normalization for addr == 0. A comment on
why zero is exempted would be helpful.
> +
> + eeh_pe_for_each_dev(pe, edev, tmp) {
> + pdev = eeh_dev_to_pci_dev(edev);
> + if (!pdev)
> + continue;
> +
> + for (bar = 0; bar < PCI_STD_NUM_BARS; bar++) {
> + res = &pdev->resource[bar];
I'm not very familiar with this PCI resource regions, so quick question.
is pdev->resource[] limited to PCI_STD_NUM_BARS?
Also doesn't this need locking around the traversal? This dereferences
pdev->resource with no lock held, what stops hot-removal or BAR
reassignment racing this?
> +
> + if (!resource_size(res))
> + continue;
> +
> + if (!(res->flags & (IORESOURCE_MEM | IORESOURCE_IO)))
> + continue;
> +
> + pcibios_resource_to_bus(pdev->bus, ®ion, res);
> +
> + pci_start = region.start;
> + pci_len = resource_size(res);
> +
> + /*
> + * Case 1: userspace already supplied PCI/IOA
> + * bus address.
> + */
> + if ((resource_size_t)addr >= pci_start &&
> + ((resource_size_t)addr - pci_start) < pci_len) {
> + *normalized = addr;
> + return 0;
> + }
> +
> + /*
> + * Case 2: userspace supplied Linux resource/CPU
> + * address Convert it back to PCI/IOA bus address
> + * before calling the platform EEH backend.
> + */
> + res_start = res->start;
> + res_len = resource_size(res);
> +
> + if ((resource_size_t)addr >= res_start &&
> + ((resource_size_t)addr - res_start) < res_len) {
> + offset = (resource_size_t)addr - res_start;
> + *normalized = region.start + offset;
> +
> + return 0;
> + }
> + }
> + }
> +
> + return -EINVAL;
> +}
> +
> static long vfio_spapr_ioctl_eeh_pe_op(struct iommu_group *group,
> unsigned long arg)
> {
> @@ -818,6 +897,17 @@ static long vfio_spapr_ioctl_eeh_pe_op(struct iommu_group *group,
> if (copy_from_user(&op, (void __user *)arg, minsz))
> return -EFAULT;
>
> + if (vfio_spapr_eeh_err_needs_addr_normalize(op.err.type)) {
At this point eeh_pe_inject_err is still using eeh_pe_inject_mmio_error,
so why to normalize the address in this patch itself? Isn't this is a
good candidate for 4/5 patch?
> + unsigned long normalized;
> + long ret;
> +
> + ret = vfio_spapr_eeh_normalize_addr(pe, op.err.addr, &normalized);
> + if (ret)
> + return ret;
We should have error/debug log to tell eeh is not going through.
> +
> + op.err.addr = normalized;
> + }
> +
> return eeh_pe_inject_err(pe, op.err.type, op.err.func,
> op.err.addr, op.err.mask);
> default:
next prev parent reply other threads:[~2026-09-23 11:40 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-31 6:54 [PATCH v4 0/5] powerpc/eeh: Add RTAS-based error injection support on pSeries Narayana Murty N
2026-08-31 6:54 ` [PATCH v4 1/5] powerpc/rtas: Handle ibm,open-errinjct return format Narayana Murty N
2026-09-01 9:22 ` Sourabh Jain
2026-09-09 5:45 ` Narayana Murty N
2026-08-31 6:54 ` [PATCH v4 2/5] vfio/spapr_tce: Normalize EEH IOA error injection addresses Narayana Murty N
2026-09-23 11:40 ` Sourabh Jain [this message]
2026-08-31 6:54 ` [PATCH v4 3/5] powerpc/pseries/eeh: Add RTAS error validation helpers Narayana Murty N
2026-09-23 12:16 ` Sourabh Jain
2026-08-31 6:54 ` [PATCH v4 4/5] powerpc/pseries/eeh: Implement RTAS-based EEH error injection Narayana Murty N
2026-09-02 5:16 ` Sourabh Jain
2026-09-09 6:07 ` Narayana Murty N
2026-09-23 10:22 ` Sourabh Jain
2026-08-31 6:54 ` [PATCH v4 5/5] powerpc/powernv/eeh: Map VFIO EEH error injection to OPAL Narayana Murty N
2026-09-24 4:35 ` Sourabh Jain
2026-09-01 18:08 ` [PATCH v4 0/5] powerpc/eeh: Add RTAS-based error injection support on pSeries Narayana Murty N
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2d3a50a9-42c3-4f00-887e-56cf4a0bbe30@linux.ibm.com \
--to=sourabhjain@linux.ibm.com \
--cc=alex@shazbot.org \
--cc=christophe.leroy@csgroup.eu \
--cc=harshpb@linux.ibm.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=maddy@linux.ibm.com \
--cc=mahesh@linux.ibm.com \
--cc=mpe@ellerman.id.au \
--cc=nnmlinux@linux.ibm.com \
--cc=npiggin@gmail.com \
--cc=oohall@gmail.com \
--cc=sbhat@linux.ibm.com \
--cc=tpearson@raptorengineering.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®