From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from www537.your-server.de (www537.your-server.de [188.40.3.216]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50AC042122E; Fri, 25 Sep 2026 08:39:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=188.40.3.216 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790325601; cv=none; b=nxeHgqmzKSf8ucH6Bn4zLZebh1VxTrfZ2gCvB2mHFciM3klQMb6B4s1jSdlB4mUetMo548oIwUFYfbumOX8a6un0N1BvHeSwHr9Xyfqhqvw8RRoiKkl64eNpxUqFoge+b5gU31D3gL2wZCn2pfsTKZ774Yb0cBk9DZg+hCY8KNc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790325601; c=relaxed/simple; bh=pRxtOPD+wTV723hRSqUjEY+Db9xDhxf+jC0XKAhT/pg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=OB9i0lIG0HkYs7N6dtIm/ppdk8F2YW+vM+ZQkolsLcOOl0EgSZMkYr801LORebk07kkacE+ZCc3jdtl1/VUWFXlGt+14CqVI6CQKZz1j4aOWwglfGUTyGeIeE1s7OEEqTSNXl7nHIHyFv08qEw+tecVcAddeo6VfLpP2qCxiIAg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=jmfWB1hk; arc=none smtp.client-ip=188.40.3.216 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="jmfWB1hk" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=ew.tq-group.com; s=default2602; h=Content-Type:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender :Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID; bh=mnnEVurKsE39VK48mQRlSprYtzG3NdBD2JmMXmTnB9A=; b=jmfWB1hkHhyIf1MLqAlKpJjFjG rmnnv+vQotGLnRkpPJh52dMym9rkzC6XYqlHzjlwIRg08yVmmNdLHFMCUxroFesYd8ge4/19dFnuN 9HjCYm0JH44xF8zk4699EQvaPbYkEMB+aycSf7u8M/rITLODvn/JYfoWuEeN3L0X0921LhuHSFJ9C /332+AGH7lx+e/XCnGRBXN/eFIQ9IcqrudFH7SB7w6I1VahvisI3oOPp/UWgVecK55RTDee9GTCC8 FNigEuRr4aR9hDC6hioDoa60v9rNgzL0cAu8K4NMFWCWOdjGMLtP//A8aEHXCxwubtImSDlueMU7K r82OMMxg==; Received: from sslproxy04.your-server.de ([78.46.152.42]) by www537.your-server.de with esmtpsa (TLS1.3) tls TLS_AES_256_GCM_SHA384 (Exim 4.96.2) (envelope-from ) id 1xA1TA-000Ccs-2S; Fri, 25 Sep 2026 10:39:48 +0200 Received: from localhost ([127.0.0.1]) by sslproxy04.your-server.de with esmtpsa (TLS1.3) tls TLS_AES_256_GCM_SHA384 (Exim 4.96) (envelope-from ) id 1xA1T9-000Dnx-2R; Fri, 25 Sep 2026 10:39:48 +0200 From: Alexander Stein To: Bjorn Andersson , Mathieu Poirier , Kees Cook , "Gustavo A. R. Silva" , Marek Szyprowski , Robin Murphy , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Peng Fan , Sascha Hauer , linux-arm-kernel@lists.infradead.org Cc: linux-remoteproc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, virtualization@lists.linux.dev, imx@lists.linux.dev, iommu@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Francesco Valla , Francesco Valla Subject: Re: [PATCH RFC 12/12] PoC: arm64: dts: imx93-11x11-frdm: add multiple vdevs Date: Fri, 25 Sep 2026 10:39:46 +0200 Message-ID: <3065678.e9J7NaK4W3@steina-w> Organization: TQ-Systems GmbH In-Reply-To: <20260916-remoteproc_virtio_map-v1-12-dac8c5eb4aa9@valla.it> References: <20260916-remoteproc_virtio_map-v1-0-dac8c5eb4aa9@valla.it> <20260916-remoteproc_virtio_map-v1-12-dac8c5eb4aa9@valla.it> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="iso-8859-1" X-Virus-Scanned: Clear (ClamAV 1.4.3/28134/Fri Sep 25 08:25:58 2026) Am Mittwoch, 16. September 2026, 23:10:57 CEST schrieb Francesco Valla: > Add rings for multiple vdevs, as well as the required virtio nodes for > I2C, SPI and GPIO functionalities. On top of that, add example > peripherals using all of them. >=20 > NOTE: this is a Proof-Of-Concept, not meant to be integrated! >=20 > Signed-off-by: Francesco Valla Just a general question, unrelated to virtio, but related to AMP: How do you manage the clocks, so that Linux doesn't disable clocks needed by the Cortex-M? Best regards Alexander > --- > arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts | 128 +++++++++++++++= ++++-- > 1 file changed, 119 insertions(+), 9 deletions(-) >=20 > diff --git a/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts b/arch/ar= m64/boot/dts/freescale/imx93-11x11-frdm.dts > index bd14ba28690c..dfa3b122ac5f 100644 > --- a/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts > +++ b/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts > @@ -53,6 +53,32 @@ button-k3 { > }; > }; > =20 > + gpio-keys-virtio { > + compatible =3D "gpio-keys-polled"; > + poll-interval =3D <100>; > + > + button-v1 { > + label =3D "Button V1"; > + linux,code =3D ; > + gpios =3D <&v_gpio 23 GPIO_ACTIVE_LOW>; > + }; > + > + button-v2 { > + label =3D "Button V2"; > + linux,code =3D ; > + gpios =3D <&v_gpio 24 GPIO_ACTIVE_LOW>; > + }; > + }; > + > + leds { > + compatible =3D "gpio-leds"; > + > + led { > + gpios =3D <&v_gpio 18 GPIO_ACTIVE_HIGH>; > + label =3D "LED V"; > + }; > + }; > + > reg_usdhc2_vmmc: regulator-usdhc2 { > compatible =3D "regulator-fixed"; > off-on-delay-us =3D <12000>; > @@ -89,11 +115,6 @@ linux,cma { > linux,cma-default; > }; > =20 > - rsc_table: rsc-table@2021e000 { > - reg =3D <0 0x2021e000 0 0x1000>; > - no-map; > - }; > - > vdev0vring0: vdev0vring0@a4000000 { > reg =3D <0 0xa4000000 0 0x8000>; > no-map; > @@ -105,12 +126,42 @@ vdev0vring1: vdev0vring1@a4008000 { > }; > =20 > vdev1vring0: vdev1vring0@a4010000 { > - reg =3D <0 0xa4010000 0 0x8000>; > + reg =3D <0 0xa4010000 0 0x1000>; > + no-map; > + }; > + > + vdev2vring0: vdev2vring0@a4011000 { > + reg =3D <0 0xa4011000 0 0x2000>; > + no-map; > + }; > + > + vdev2vring1: vdev2vring1@a4013000 { > + reg =3D <0 0xa4013000 0 0x2000>; > + no-map; > + }; > + > + vdev3vring0: vdev3vring0@a4015000 { > + reg =3D <0 0xa4015000 0 0x2000>; > + no-map; > + }; > + > + vdev4vring0: vdev4vring0@a4017000 { > + reg =3D <0 0xa4017000 0 0x4000>; > + no-map; > + }; > + > + vdev5vring0: vdev5vring0@a401B000 { > + reg =3D <0 0xa401B000 0 0x2000>; > + no-map; > + }; > + > + vdev5vring1: vdev5vring1@a401D000 { > + reg =3D <0 0xa401D000 0 0x2000>; > no-map; > }; > =20 > - vdev1vring1: vdev1vring1@a4018000 { > - reg =3D <0 0xa4018000 0 0x8000>; > + vdev5vring2: vdev5vring2@a401F000 { > + reg =3D <0 0xa401F000 0 0x1000>; > no-map; > }; > =20 > @@ -149,8 +200,67 @@ &cm33 { > <&mu1 3 1>; > mbox-names =3D "tx", "rx", "rxdb"; > memory-region =3D <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, > - <&vdev1vring0>, <&vdev1vring1>, <&rsc_table>; > + <&vdev1vring0>, <&vdev2vring0>, <&vdev2vring1>, > + <&vdev3vring0>, <&vdev4vring0>, > + <&vdev5vring0>, <&vdev5vring1>, <&vdev5vring2>; > status =3D "okay"; > + > + virtio { > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + vdev@2 { > + reg =3D <2>; > + > + v_gpio: gpio { > + compatible =3D "virtio,device29"; > + gpio-controller; > + #gpio-cells =3D <2>; > + interrupt-controller; > + #interrupt-cells =3D <2>; > + }; > + }; > + > + vdev@3 { > + reg =3D <3>; > + > + i2c { > + compatible =3D "virtio,device22"; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + eeprom@50 { > + compatible =3D "atmel,24c1025"; > + reg =3D <0x50>; > + }; > + }; > + }; > + > + vdev@4 { > + reg =3D <4>; > + > + spi { > + compatible =3D "virtio,device2d"; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + sram@0 { > + compatible =3D "microchip,mchp23k256"; > + reg =3D <0>; > + spi-max-frequency =3D <20000000>; > + }; > + > + lcd@1 { > + compatible =3D "adafruit,yx240qv29", "ilitek,ili9341"; > + reg =3D <1>; > + spi-max-frequency =3D <10000000>; > + dc-gpios =3D <&v_gpio 21 GPIO_ACTIVE_HIGH>; > + reset-gpios =3D <&v_gpio 20 GPIO_ACTIVE_HIGH>; > + rotation =3D <90>; > + }; > + }; > + }; > + }; > }; > =20 > &eqos { >=20 >=20 =2D-=20 TQ-Systems GmbH | M=FChlstra=DFe 2, Gut Delling | 82229 Seefeld, Germany Amtsgericht M=FCnchen, HRB 105018 Gesch=E4ftsf=FChrer: Detlef Schneider, R=FCdiger Stahl, Stefan Schneider http://www.tq-group.com/