From: Dinh Nguyen <dinguyen@kernel.og>
To: "Romli, Khairul Anuar" <khairul.anuar.romli@altera.com>,
Dinh Nguyen <dinguyen@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
"open list:COMMON CLK FRAMEWORK" <linux-clk@vger.kernel.org>,
open list <linux-kernel@vger.kernel.org>,
"Ang, Tien Sung" <tien.sung.ang@altera.com>
Subject: Re: [PATCH 1/1] clk: socfpga: agilex5: add clock driver for Agilex5
Date: Sun, 5 Oct 2025 20:47:01 -0500 [thread overview]
Message-ID: <35272fd3-c452-4689-813e-03345ba43ea4@kernel.og> (raw)
In-Reply-To: <374f4284-2c30-4485-a77c-154cde19c885@altera.com>
On 10/5/25 20:39, Romli, Khairul Anuar wrote:
>> On 10/3/25 04:19, Khairul Anuar Romli wrote:
>>> Add the new Clock manager driver to support new Agilex5 platform. The new
>>> driver got rid of the clk_parent_data structures as there are no
>>> 'clock-names'
>>> property in the DT bindings and use parent_names internally. This is
>>> based on
>>> the previous feedback from the maintainer.
>>>
>>> Signed-off-by: Ang Tien Sung <tiensung.ang@altera.com>
>>> Signed-off-by: Khairul Anuar Romli <khairul.anuar.romli@altera.com>
>>> ---
>>> drivers/clk/socfpga/clk-agilex5.c | 563 +++++++++++++++++++++++++++
>>> drivers/clk/socfpga/clk-gate-s10.c | 53 +++
>>> drivers/clk/socfpga/clk-periph-s10.c | 41 ++
>>> drivers/clk/socfpga/clk-pll-s10.c | 38 +-
>>> drivers/clk/socfpga/stratix10-clk.h | 43 ++
>>> 5 files changed, 737 insertions(+), 1 deletion(-)
>>
>> Do you want to add it a Makefile to build it?
>
> I will add it to a Makefile in V2.
>
>>
>>> create mode 100644 drivers/clk/socfpga/clk-agilex5.c
>>>
>>> diff --git a/drivers/clk/socfpga/clk-agilex5.c b/drivers/clk/socfpga/
>>> clk-agilex5.c
>>> new file mode 100644
>>> index 000000000000..0013fab81357
>>> --- /dev/null
>>> +++ b/drivers/clk/socfpga/clk-agilex5.c
>>> @@ -0,0 +1,563 @@
>>> +// SPDX-License-Identifier: GPL-2.0
>>> +/*
>>> + * Copyright (C) 2022-2024, Intel Corporation
>>> + * Copyright (C) 2025, Altera Corporation
>>> + */
>>> +#include <linux/slab.h>
>>> +#include <linux/clk-provider.h>
>>> +#include <linux/of_device.h>
>>> +#include <linux/of_address.h>
>>
>> Remove of_device.h and of_address and just use of.h.
>
> Will use of.h as suggested.
>>> +#include <linux/platform_device.h>
>>> +#include <dt-bindings/clock/intel,agilex5-clkmgr.h>
>>> +#include "stratix10-clk.h"
>>> +#include "clk.h"
>>> +
>>
>> <snip>
>
> Sorry, what is this snip?
>
It's just a way to cut a chunk of code in the review process so you
don't have to scroll through the whole email.
Dinh
prev parent reply other threads:[~2025-10-06 1:47 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <cover.1759482803.git.khairul.anuar.romli@altera.com>
2025-10-03 9:19 ` Khairul Anuar Romli
2025-10-05 21:56 ` Dinh Nguyen
2025-10-06 1:39 ` Romli, Khairul Anuar
2025-10-06 1:47 ` Dinh Nguyen [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=35272fd3-c452-4689-813e-03345ba43ea4@kernel.og \
--to=dinguyen@kernel.og \
--cc=dinguyen@kernel.org \
--cc=khairul.anuar.romli@altera.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=sboyd@kernel.org \
--cc=tien.sung.ang@altera.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®