From: Pavan Kondeti <quic_pkondeti@quicinc.com>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: <agross@kernel.org>, <andersson@kernel.org>,
<konrad.dybcio@linaro.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 1/3] dt-bindings: power: rpmpd: Add Generic RPM(h) PD indexes
Date: Thu, 6 Jul 2023 20:00:42 +0530 [thread overview]
Message-ID: <35b6b086-9b03-49df-b80d-863218b42fae@quicinc.com> (raw)
In-Reply-To: <1688647793-20950-2-git-send-email-quic_rohiagar@quicinc.com>
On Thu, Jul 06, 2023 at 06:19:51PM +0530, Rohit Agarwal wrote:
> Add Generic RPM(h) Power Domain indexes that can be used
> for all the Qualcomm SoC henceforth.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
> Suggested-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Does it make sense to give this link [1] so that we know what is
Konrad's suggestion and the discussion around it?
[1]
https://lore.kernel.org/all/0d468d08-6410-e424-b4f3-5245cdb0334a@linaro.org/
> ---
> include/dt-bindings/power/qcom-rpmpd.h | 49 ++++++++++++++++++++++++++++++++++
> 1 file changed, 49 insertions(+)
>
> diff --git a/include/dt-bindings/power/qcom-rpmpd.h b/include/dt-bindings/power/qcom-rpmpd.h
> index 83be996..6498251 100644
> --- a/include/dt-bindings/power/qcom-rpmpd.h
> +++ b/include/dt-bindings/power/qcom-rpmpd.h
> @@ -4,6 +4,55 @@
> #ifndef _DT_BINDINGS_POWER_QCOM_RPMPD_H
> #define _DT_BINDINGS_POWER_QCOM_RPMPD_H
>
> +/* Generic RPMH Power Domain Indexes */
> +#define RPMHPD_CX 0
> +#define RPMHPD_MX 1
> +#define RPMHPD_CX_AO 2
> +#define RPMHPD_MX_AO 3
> +#define RPMHPD_GFX 4
> +#define RPMHPD_MSS 5
> +#define RPMHPD_EBI 6
> +#define RPMHPD_LCX 7
> +#define RPMHPD_LMX 8
> +#define RPMHPD_MMCX 9
> +#define RPMHPD_MMCX_AO 10
> +#define RPMHPD_MXC 11
> +#define RPMHPD_MXC_AO 12
> +#define RPMHPD_NSP 13
> +#define RPMHPD_NSP0 14
> +#define RPMHPD_NSP1 15
> +#define RPMHPD_QPHY 16
> +#define RPMHPD_DDR 17
> +#define RPMHPD_XO 18
> +
> +/* Generic RPM Power Domain Indexes */
> +#define RPMPD_VDDCX 0
> +#define RPMPD_VDDCX_AO 1
> +#define RPMPD_VDDMX 2
> +#define RPMPD_VDDMX_AO 3
> +#define RPMPD_VDDCX_VFL 4
> +#define RPMPD_VDDMX_VFL 5
> +#define RPMPD_VDDCX_VFC 6
> +#define RPMPD_LPI_CX 7
> +#define RPMPD_LPI_MX 8
> +#define RPMPD_SSCCX 9
> +#define RPMPD_SSCCX_VFL 10
> +#define RPMPD_SSCMX 11
> +#define RPMPD_SSCMX_VFL 12
> +#define RPMPD_VDDSSCX 13
> +#define RPMPD_VDDSSCX_VFC 14
> +#define RPMPD_VDDGFX 15
> +#define RPMPD_VDDGFX_VFC 16
> +#define RPMPD_VDDGX 17
> +#define RPMPD_VDDGX_AO 18
> +#define RPMPD_VDDMDCX 19
> +#define RPMPD_VDDMDCX_AO 20
> +#define RPMPD_VDDMDCX_VFC 21
> +#define RPMPD_VDDMD 22
> +#define RPMPD_VDDMD_AO 23
> +#define RPMPD_LPICX_VFL 24
> +#define RPMPD_LPIMX_VFL 25
> +
How did you come up with this list? A union of all SoCs supported by
RPMh driver?
> /* SA8775P Power Domain Indexes */
> #define SA8775P_CX 0
> #define SA8775P_CX_AO 1
> --
> 2.7.4
>
Thanks,
Pavan
next prev parent reply other threads:[~2023-07-06 14:31 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-06 12:49 [PATCH 0/3] Add support of rpmhpd for SDX75 Rohit Agarwal
2023-07-06 12:49 ` [PATCH 1/3] dt-bindings: power: rpmpd: Add Generic RPM(h) PD indexes Rohit Agarwal
2023-07-06 14:30 ` Pavan Kondeti [this message]
2023-07-06 14:47 ` Rohit Agarwal
2023-07-06 15:00 ` Konrad Dybcio
2023-07-06 15:15 ` Rohit Agarwal
2023-07-06 15:22 ` Konrad Dybcio
2023-07-06 15:28 ` Rohit Agarwal
2023-07-06 14:36 ` Krzysztof Kozlowski
2023-07-06 14:42 ` Rohit Agarwal
2023-07-06 12:49 ` [PATCH 2/3] dt-bindings: power: Add compatible for sdx75 Rohit Agarwal
2023-07-06 12:49 ` [PATCH 3/3] soc: qcom: rpmhpd: Add SDX75 power domains Rohit Agarwal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=35b6b086-9b03-49df-b80d-863218b42fae@quicinc.com \
--to=quic_pkondeti@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=quic_rohiagar@quicinc.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®