From: "Jason-JH Lin (林睿祥)" <Jason-JH.Lin@mediatek.com>
To: "robh@kernel.org" <robh@kernel.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"mchehab@kernel.org" <mchehab@kernel.org>,
"chunkuang.hu@kernel.org" <chunkuang.hu@kernel.org>,
"jassisinghbrar@gmail.com" <jassisinghbrar@gmail.com>
Cc: "linux-media@vger.kernel.org" <linux-media@vger.kernel.org>,
"Sirius Wang (王皓昱)" <Sirius.Wang@mediatek.com>,
"Nancy Lin (林欣螢)" <Nancy.Lin@mediatek.com>,
"Xiandong Wang (王先冬)" <Xiandong.Wang@mediatek.com>,
"nicolas@ndufresne.ca" <nicolas@ndufresne.ca>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
Project_Global_Chrome_Upstream_Group
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"dri-devel@lists.freedesktop.org"
<dri-devel@lists.freedesktop.org>,
"Paul-pl Chen (陳柏霖)" <Paul-pl.Chen@mediatek.com>,
"Moudy Ho (何宗原)" <Moudy.Ho@mediatek.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"Singo Chang (張興國)" <Singo.Chang@mediatek.com>,
"wenst@chromium.org" <wenst@chromium.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"matthias.bgg@gmail.com" <matthias.bgg@gmail.com>
Subject: Re: [PATCH v7 07/20] mailbox: mtk-cmdq: Add mminfra_offset configuration for DRAM transaction
Date: Mon, 13 Oct 2025 06:11:29 +0000 [thread overview]
Message-ID: <376473d1d2768708357fdcfb59ba5d425c550fd8.camel@mediatek.com> (raw)
In-Reply-To: <bac4b2f1-3049-41ce-9ba8-3ac8f9ba4996@collabora.com>
On Thu, 2025-10-09 at 13:27 +0200, AngeloGioacchino Del Regno wrote:
>
> External email : Please do not click links or open attachments until
> you have verified the sender or the content.
>
>
> Il 27/08/25 13:37, Jason-JH Lin ha scritto:
> > The GCE in MT8196 is placed in MMINFRA and requires all addresses
> > in GCE instructions for DRAM transactions to be IOVA.
> >
> > Due to MMIO, if the GCE needs to access a hardware register at
> > 0x1000_0000, but the SMMU is also mapping a DRAM block at
> > 0x1000_0000,
> > the MMINFRA will not know whether to write to the hardware register
> > or
> > the DRAM.
> > To solve this, MMINFRA treats addresses greater than 2G as data
> > paths
> > and those less than 2G as config paths because the DRAM start
> > address
> > is currently at 2G (0x8000_0000). On the data path, MMINFRA remaps
> > DRAM addresses by subtracting 2G, allowing SMMU to map DRAM
> > addresses
> > less than 2G.
> > For example, if the DRAM start address 0x8000_0000 is mapped to
> > IOVA=0x0, when GCE accesses IOVA=0x0, it must add a 2G offset to
> > the address in the GCE instruction. MMINFRA will then see it as a
> > data path (IOVA >= 2G) and subtract 2G, allowing GCE to access
> > IOVA=0x0.
> >
> > Since the MMINFRA remap subtracting 2G is done in hardware and
> > cannot
> > be configured by software, the address of DRAM in GCE instruction
> > must
> > always add 2G to ensure proper access. After that, the shift
> > functions
> > do more than just shift addresses, so the APIs were renamed to
> > cmdq_convert_gce_addr() and cmdq_revert_gce_addr().
> >
> > This 2G adjustment is referred to as mminfra_offset in the CMDQ
> > driver.
> > CMDQ helper can get the mminfra_offset from the cmdq_mbox_priv of
> > cmdq_pkt and add the mminfra_offset to the DRAM address in GCE
> > instructions.
> >
> > Signed-off-by: Jason-JH Lin <jason-jh.lin@mediatek.com>
> > ---
> > drivers/mailbox/mtk-cmdq-mailbox.c | 22 ++++++++++++-------
> > ---
> > include/linux/mailbox/mtk-cmdq-mailbox.h | 1 +
> > 2 files changed, 13 insertions(+), 10 deletions(-)
> >
> > diff --git a/drivers/mailbox/mtk-cmdq-mailbox.c
> > b/drivers/mailbox/mtk-cmdq-mailbox.c
> > index a9e8895d14df..373effbcfa40 100644
> > --- a/drivers/mailbox/mtk-cmdq-mailbox.c
> > +++ b/drivers/mailbox/mtk-cmdq-mailbox.c
> > @@ -94,20 +94,21 @@ struct cmdq {
> > struct gce_plat {
> > u32 thread_nr;
> > u8 shift;
> > + dma_addr_t mminfra_offset;
> > bool control_by_sw;
> > bool sw_ddr_en;
> > bool gce_vm;
> > u32 gce_num;
> > };
> >
> > -static inline u32 cmdq_reg_shift_addr(dma_addr_t addr, const
> > struct gce_plat *pdata)
> > +static inline u32 cmdq_convert_gce_addr(dma_addr_t addr, const
> > struct gce_plat *pdata)
>
> You are adding those functions in a previous commit - please, just
> give them a good
> and right name from the beginning and don't change it anymore in any
> later commit.
>
OK, I'll move this to [PATCH 2/20].
> The code, anyway, looks okay.
Thanks for the reviews.
Regards,
Jason-JH Lin
>
> Cheers,
> Angelo
next prev parent reply other threads:[~2025-10-13 6:11 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-27 11:37 [PATCH v7 00/20] Add GCE support for MT8196 Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 01/20] arm64: dts: mediatek: Add GCE header " Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 02/20] mailbox: mtk-cmdq: Refine DMA address handling for the command buffer Jason-JH Lin
2025-10-09 11:27 ` AngeloGioacchino Del Regno
2025-10-13 6:09 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 03/20] mailbox: mtk-cmdq: Add cmdq private data to cmdq_pkt for generating instruction Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 04/20] soc: mediatek: mtk-cmdq: Add cmdq_get_mbox_priv() in cmdq_pkt_create() Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 05/20] soc: mediatek: mtk-cmdq: Add cmdq_pkt_jump_rel_temp() for removing shift_pa Jason-JH Lin
2025-10-09 11:27 ` AngeloGioacchino Del Regno
2025-10-13 6:24 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 06/20] mailbox: mtk-cmdq: Add GCE hardware virtualization configuration Jason-JH Lin
2025-10-09 11:27 ` AngeloGioacchino Del Regno
2025-08-27 11:37 ` [PATCH v7 07/20] mailbox: mtk-cmdq: Add mminfra_offset configuration for DRAM transaction Jason-JH Lin
2025-10-09 11:27 ` AngeloGioacchino Del Regno
2025-10-13 6:11 ` Jason-JH Lin (林睿祥) [this message]
2025-08-27 11:37 ` [PATCH v7 08/20] mailbox: mtk-cmdq: Add driver data to support for MT8196 Jason-JH Lin
2025-10-09 11:27 ` AngeloGioacchino Del Regno
2025-08-27 11:37 ` [PATCH v7 09/20] soc: mediatek: mtk-cmdq: Add pa_base parsing for hardware without subsys ID support Jason-JH Lin
2025-10-09 11:35 ` AngeloGioacchino Del Regno
2025-10-13 6:35 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 10/20] soc: mediatek: mtk-cmdq: Add new APIs to replace cmdq_pkt_write() and cmdq_pkt_write_mask() Jason-JH Lin
2025-09-05 9:41 ` CK Hu (胡俊光)
2025-10-13 9:50 ` Jason-JH Lin (林睿祥)
2025-10-14 11:32 ` AngeloGioacchino Del Regno
2025-10-15 3:47 ` Jason-JH Lin (林睿祥)
2025-10-09 11:30 ` AngeloGioacchino Del Regno
2025-08-27 11:37 ` [PATCH v7 11/20] soc: mediatek: mtk-cmdq: Add mminfra_offset adjustment for DRAM addresses Jason-JH Lin
2025-10-09 11:56 ` AngeloGioacchino Del Regno
2025-08-27 11:37 ` [PATCH v7 12/20] soc: mediatek: Add programming flow for unsupported subsys ID hardware Jason-JH Lin
2025-10-09 11:41 ` AngeloGioacchino Del Regno
2025-10-13 9:22 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 13/20] drm/mediatek: " Jason-JH Lin
2025-09-05 9:55 ` CK Hu (胡俊光)
2025-10-09 11:54 ` AngeloGioacchino Del Regno
2025-10-13 11:29 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 14/20] media: platform: mtk-mdp3: " Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 15/20] media: platform: mtk-mdp3: Change cmdq_pkt_jump_rel() to cmdq_pkt_jump_rel_temp() Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 16/20] soc: mediatek: mtk-cmdq: Remove shift_pa parameter from cmdq_pkt_jump() Jason-JH Lin
2025-10-09 11:56 ` AngeloGioacchino Del Regno
2025-10-13 9:23 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 17/20] media: platform: mtk-mdp3: Use cmdq_pkt_jump_rel() without shift_pa Jason-JH Lin
2025-12-09 21:01 ` Nicolas Dufresne
2025-12-11 17:34 ` Jason-JH Lin (林睿祥)
2025-08-27 11:37 ` [PATCH v7 18/20] soc: mediatek: mtk-cmdq: Remove cmdq_pkt_jump() and cmdq_pkt_jump_rel_temp() Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 19/20] soc: mediatek: mtk-cmdq: Remove cmdq_pkt_write() and cmdq_pkt_write_mask() Jason-JH Lin
2025-08-27 11:37 ` [PATCH v7 20/20] mailbox: mtk-cmdq: Remove unsued cmdq_get_shift_pa() Jason-JH Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=376473d1d2768708357fdcfb59ba5d425c550fd8.camel@mediatek.com \
--to=jason-jh.lin@mediatek.com \
--cc=Moudy.Ho@mediatek.com \
--cc=Nancy.Lin@mediatek.com \
--cc=Paul-pl.Chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=Singo.Chang@mediatek.com \
--cc=Sirius.Wang@mediatek.com \
--cc=Xiandong.Wang@mediatek.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunkuang.hu@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=jassisinghbrar@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=mchehab@kernel.org \
--cc=nicolas@ndufresne.ca \
--cc=robh@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®