From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Xilin Wu <sophon@radxa.com>, Bjorn Helgaas <bhelgaas@google.com>,
Andrzej Hajda <andrzej.hajda@intel.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Robert Foss <rfoss@kernel.org>,
Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
Jonas Karlman <jonas@kwiboo.se>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
Luca Ceresoli <luca.ceresoli@bootlin.com>,
David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Maxime Ripard <mripard@kernel.org>,
Thomas Zimmermann <tzimmermann@suse.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Bartosz Golaszewski <brgl@kernel.org>,
Linus Walleij <linusw@kernel.org>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,
Stephen Chen <stephen@radxa.com>, Junhao Xie <bigfoot@radxa.com>,
dragon@radxa.com, Daniele Briguglio <hello@superkali.me>
Subject: Re: [PATCH v2 4/4] arm64: dts: qcom: sc8280xp: add Radxa Dragon Q8B
Date: Tue, 20 Oct 2026 10:27:54 +0200 [thread overview]
Message-ID: <3bb9a390-3b5e-4321-a25f-77e4f5c88f9a@oss.qualcomm.com> (raw)
In-Reply-To: <20261009-q8b-dts-v2-4-eda11e5dea8b@radxa.com>
On 10/9/26 9:55 AM, Xilin Wu wrote:
> Add initial device tree support for the Radxa Dragon Q8B,
> a single-board computer based on the Qualcomm Snapdragon 8cx Gen 3
> SC8280XP platform.
[...]
> + pmic-glink {
> + compatible = "qcom,sc8280xp-pmic-glink", "qcom,pmic-glink";
> +
> + #address-cells = <1>;
> + #size-cells = <0>;
> + orientation-gpios = <&tlmm 166 GPIO_ACTIVE_HIGH>,
> + <&tlmm 49 GPIO_ACTIVE_HIGH>;
Please align the '<'s
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + port@0 {
Please add a \n before the subnode
[...]
> + vcc_5v_s: regulator-vcc-5v-s {
> + compatible = "regulator-fixed";
> +
> + regulator-name = "vcc_5v_s";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> +
> + gpio = <&tlmm 159 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + startup-delay-us = <250000>;
> + off-on-delay-us = <150000>;
> +
> + pinctrl-0 = <&vcc_5v_s_reg_en>;
> + pinctrl-names = "default";
> +
> + /* CH7218A needs to be powered on for HPD logic to work */
> + regulator-always-on;
Does the power supply reference at the connector node not handle this?
[...]
> +&gpu_zap_shader {
> + /* Reuse firmware from x13s as the SoC is unfused */
> + firmware-name = "qcom/sc8280xp/LENOVO/21BX/qcdxkmsuc8280.mbn";
> +};
Other than the signature, the zap firmware is wholly generic.. I wonder
if we can just add a symlink in l-f to get a generic path..
WDYT +Dmitry?
[...]
> +/* M-key Gen3 x4 */
> +&pcie2a {
> + /* Place ECAM and BAR space above 4 GiB to accommodate large BARs. */
> + reg = <0x0 0x01c20000 0x0 0x3000>,
> + <0x0 0x3c000000 0x0 0xf1d>,
> + <0x0 0x3c000f20 0x0 0xa8>,
> + <0x0 0x3c001000 0x0 0x1000>,
> + <0x5 0x00000000 0x0 0x10000000>, /* ECAM config */
> + <0x0 0x01c23000 0x0 0x1000>;
> +
> + ranges = /* IO (1 MiB) */
> + <0x01000000 0x0 0x00000000 0x0 0x3c200000 0x0 0x100000>,
> + /* 32-bit non-prefetchable memory (256 MiB) */
> + <0x02000000 0x0 0x40000000 0x5 0x10000000 0x0 0x10000000>,
> + /* 64-bit non-prefetchable memory (3.5 GiB) */
> + <0x03000000 0x5 0x20000000 0x5 0x20000000 0x0 0xe0000000>;
Please drop this change on the board side, this is SoC-specific.
Likewise for the other ports.
[...]
> +&pmk8280_pon_pwrkey {
> + status = "okay";
> +};
I am confused why this isn't enabled by deafult but that's of course
not your fault
[...]
> +&sdc2 {
> + pinctrl-0 = <&sdc2_default_state>;
> + pinctrl-1 = <&sdc2_sleep_state>;
> + pinctrl-names = "default", "sleep";
> +
> + full-pwr-cycle;
Hm, is that something that comes from the controller itself? Should
we advertise it on other SoCs too?
[...]
> +
> + vmmc-supply = <&vreg_l9c>;
> + vqmmc-supply = <&vreg_l6c>;
> +
> + cd-gpios = <&tlmm 131 GPIO_ACTIVE_LOW>;
> +
> + status = "okay";
> +};
> +
> +&sound {
> + compatible = "qcom,sc8280xp-sndcard";
> + model = "SC8280XP-Radxa-Dragon-Q8B";
> +
> + audio-routing =
> + "IN1_HPHL", "HPHL_OUT",
Please don't break the line here, start right after the '='
[...]
> + usb0_sbu_default: usb0-sbu-state {
> + oe-n-pins {
> + pins = "gpio101";
> + function = "gpio";
> + bias-disable;
> + drive-strength = <16>;
> + output-high;
Drop the forced output state from both SBU pin states
Konrad
next prev parent reply other threads:[~2026-10-20 8:28 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-09 7:55 [PATCH v2 0/4] arm64: dts: qcom: Add support for " Xilin Wu
2026-10-09 7:55 ` [PATCH v2 1/4] dt-bindings: display: bridge: simple: document Chrontel CH7218A Xilin Wu
2026-10-09 11:41 ` Krzysztof Kozlowski
2026-10-09 7:55 ` [PATCH v2 2/4] drm/bridge: simple: add " Xilin Wu
2026-10-09 8:23 ` Dmitry Baryshkov
2026-10-09 9:30 ` Neil Armstrong
2026-10-09 7:55 ` [PATCH v2 3/4] dt-bindings: arm: qcom: document Radxa Dragon Q8B Xilin Wu
2026-10-09 11:42 ` Krzysztof Kozlowski
2026-10-09 13:23 ` Dmitry Baryshkov
2026-10-09 13:28 ` Krzysztof Kozlowski
2026-10-09 14:38 ` Krzysztof Kozlowski
2026-10-09 7:55 ` [PATCH v2 4/4] arm64: dts: qcom: sc8280xp: add " Xilin Wu
2026-10-20 8:27 ` Konrad Dybcio [this message]
2026-10-20 9:11 ` Xilin Wu
2026-10-22 9:29 ` Konrad Dybcio
2026-10-20 8:28 ` Konrad Dybcio
2026-10-20 9:14 ` Xilin Wu
2026-10-09 8:29 ` (subset) [PATCH v2 0/4] arm64: dts: qcom: Add support for " Dmitry Baryshkov
2026-10-09 11:43 ` Krzysztof Kozlowski
2026-10-09 13:20 ` Dmitry Baryshkov
2026-10-09 13:23 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3bb9a390-3b5e-4321-a25f-77e4f5c88f9a@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=Laurent.pinchart@ideasonboard.com \
--cc=airlied@gmail.com \
--cc=andersson@kernel.org \
--cc=andrzej.hajda@intel.com \
--cc=bhelgaas@google.com \
--cc=bigfoot@radxa.com \
--cc=brgl@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=dragon@radxa.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=hello@superkali.me \
--cc=jernej.skrabec@gmail.com \
--cc=jonas@kwiboo.se \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linusw@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=luca.ceresoli@bootlin.com \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mripard@kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=rfoss@kernel.org \
--cc=robh@kernel.org \
--cc=simona@ffwll.ch \
--cc=sophon@radxa.com \
--cc=stephen@radxa.com \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®