From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DEBC123B63E for ; Wed, 26 Nov 2025 04:45:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764132356; cv=none; b=k9zSlEGWHENATaQf+r8qAcFCYcO/eskCOfDWIUkOD4RS1a452vHzpm91RjzqyECpZWe4eNmOES9Qlh/jC5D5lmHRkcO8CaeayRYqz2fhvKgwD54mEFF0COWVi6aI9dN9m3dKkSdxxxR0H+0NZD36c6+QcQa9AMskmOFoBhXHgWc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1764132356; c=relaxed/simple; bh=ybO2hA+RMkupF28Knnv3+rZnuvqRFdbxJo2SF8NrK0E=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=fmuTutaX6cF2o3UQOYHSEpDTeXUEn43ensb6OE8FgVugPZeglahIex32MaszYZtCXlFwSRx5/J5MNH6E56pgQmu0waAqgn/oDoWE7fYbf+J3D4xsDWEjORRmeyDVqeC9e+J0d7NrO4eAlE/BYAGd79ut/OF76s10qwQkS//T3c0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=F0ZDSvcU; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=EdZkGvqh; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="F0ZDSvcU"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="EdZkGvqh" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5APKMBV83255832 for ; Wed, 26 Nov 2025 04:45:53 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= GqL06KXfLzDGypNHqQzyTKRnoJEhHxiqndXjTZfaMJw=; b=F0ZDSvcUNLM8J+U4 Dq3EBRXiaxt3T9a/+z3R7ddORvUgPcl1xWFYDFvc3d1i6jfA2AAX3jvCjoE4c4Yb yEjzgzwe1aPKofzpwb+tWCUjCojC+bCDDW19pPnM6t8iqnmfQmY/R22fPuV6mjFs vsWTlYqMyaaa/K6LQdwPEjH+qHGg0ZY3BIJiAng149ufxO6Zmn0lJ1d9ba9oT+hn +LERVxckkBPn6Dm4eSFs7yzs4s3uAOirvAIs4AHohsFA+BDQH5Me7ww1xkwvaLgd bt0W0WQmvJcP7EINcio11AjKmOnfUON6gtRh+8E3ZET6x36Ri4OYvDevOcV2EZN/ Da/ZBQ== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4anb9c2jaj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 26 Nov 2025 04:45:53 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-297ea27c814so15789205ad.3 for ; Tue, 25 Nov 2025 20:45:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1764132353; x=1764737153; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:date:message-id:from:to:cc:subject:date :message-id:reply-to; bh=GqL06KXfLzDGypNHqQzyTKRnoJEhHxiqndXjTZfaMJw=; b=EdZkGvqhdvtuKqYH/NJzS2bWJpivB1wf284KdnYSXuaH41U8MvkV2b1wlIkfE09SWM MiB/Y5bHc7M9RKyPMU8QA3iOC2xgldCif5s5TrHbqol4NMamCd7swRclv2u0kuFqLsS+ jdNurYbdmlrEvvTkrSILFLLWQ4kHoTtIwWWZX9NJWIRxfKEQic9R+8fqHfeb7Mxbe2N4 W/wrZrJyhSE/csYxk4HVVUpi+Dqv3WKB77viwJRLnasAj2HKloNiMra2R2F/mZA+eC5y M1SGr5Jy3iLWIvKnw+Z4vQWMqelSCuWRlFnw6PdqzBQ5MnYzf1bM28oEMhqKeTVM/8y8 bYrg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1764132353; x=1764737153; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:date:message-id:x-gm-gg:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=GqL06KXfLzDGypNHqQzyTKRnoJEhHxiqndXjTZfaMJw=; b=j90r1UD8xqU3tE0e7NO5Oa+1E2lfWu98VMDs+hrarmMZi4n4EkAkCagSJtab/My7N9 INRytaPu57rPax+QqnzlKqpQx4j/scsdl1cwEdGdcQyHN3NdqQ4ah4QKUXDLITKGCg5B wnLHRPKgnpQ7AD37ET1sxvk29n1YhXJGfeYA1gJiQIS/ggMA06nM4QQi5POvVsi/0P31 L61wcVpw6W2W/oToP5MngOyhrzwRAP65uEPY4RR351agVCBxB5ElKDrQFB6fniyZKiou zD1CTuUpA/d0VjNYJlMraKEyeYhQUnx/gG4IGu/vDPwYh1MUogG+dSjFtHysJWJ3Tlcf n+lA== X-Forwarded-Encrypted: i=1; AJvYcCVvA+oXdgFELs51HFpTwfpGtdZzSgXnteIzFocjV3OQ/I/cXGCDq9I1PnTU7EdpKhKIkdrf/RXCloy49zQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxKBbC/AhRGtktqXbKpgExdv2KY5EcxD5o+XvhnbrUYQYWznKS+ mIt+3ym4UQFhqz8b3fJvULELid1ePMhL7fZ+h9btguTR/EqCVg4YMCyJtwbRfHsE+8ABK8I8FnC O1GkXF/UtReRdqk6qbp7VBgPlZAhK0DkF7I0UJg4qtrzAdm16F///oq5s54oEDnzhEjc= X-Gm-Gg: ASbGnctzV5juHNLDeqpR+6VC8pvoKQeU7/6HVQGhvVUfQ0bHP3CRuxftWEQaYZxiyZ7 jhS6Fkbw97OAs1Z9UwiZSf9B1bbf5EhJGPqe7uAckP3S+wSwgt7+akkhg13NXTnW+zlfTZqWAOz e3w0XMPcYg8DF+Ug2vQLEsrpFGw/HS4JgjiUglDT74xYN58LumXxU/fjmj9uGApt5FHyjPEL29O gjNdGwJzjxaEK63N/uTwj6YT5SMNBWYPOz9e+ZT7iZiFlv2EMVHo5VEcM01g2Up4rz9E9i7+78g umdb1pLxGJc7537hmvoLSzjAymNRaIZTzgM6H13dzVAyKYLOv8jK9WzG80+lGjdiVH84ySOgtp2 SCcDgYotOkA1SZogfUxAHgMHikQbSFGhiWXqlYb6sWVfPIM3OSvotSJyime0M/71nMGkg X-Received: by 2002:a17:903:1b05:b0:295:70b1:edd6 with SMTP id d9443c01a7336-29b6beae519mr120353385ad.3.1764132352553; Tue, 25 Nov 2025 20:45:52 -0800 (PST) X-Google-Smtp-Source: AGHT+IFui52U3VCAjaLPTtk3SOMAR2H4EmZuFAhCvTFDgv/zFDxoa4lx+TcsfLyVX5O6oR5w/HgLhA== X-Received: by 2002:a17:903:1b05:b0:295:70b1:edd6 with SMTP id d9443c01a7336-29b6beae519mr120353145ad.3.1764132351995; Tue, 25 Nov 2025 20:45:51 -0800 (PST) Received: from [10.133.33.221] (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29b5b105e4csm179391405ad.2.2025.11.25.20.45.45 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 25 Nov 2025 20:45:51 -0800 (PST) Message-ID: <42c9e912-70bd-42c1-aee0-78893d1db3bb@oss.qualcomm.com> Date: Wed, 26 Nov 2025 12:45:43 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v7 00/14] Add DisplayPort support for QCS615 platform To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, fange.zhang@oss.qualcomm.com, yongxing.mou@oss.qualcomm.com, li.liu@oss.qualcomm.com, Dmitry Baryshkov , Bjorn Andersson , Konrad Dybcio , tingwei.zhang@oss.qualcomm.com References: <20250926-add-displayport-support-for-qcs615-platform-v7-0-dc5edaac6c2b@oss.qualcomm.com> From: Xiangxu Yin In-Reply-To: <20250926-add-displayport-support-for-qcs615-platform-v7-0-dc5edaac6c2b@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Proofpoint-GUID: de2ORQk2XWsPB3c7CZPm1fe7YPiolYdQ X-Proofpoint-ORIG-GUID: de2ORQk2XWsPB3c7CZPm1fe7YPiolYdQ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI2MDAzNiBTYWx0ZWRfX0fMaFCYhrbe5 7+EcQV9XsXeX3q1SSNoe2k4UxuvzQmL5ODWSZtIOMMDghqgCPqBUePgD5yMPgJA4kc2EQdZIMmj 0dML97GCFhlOdP8MJ0NcuBKbfdLqU0FYJrNScso5UeYqRJMw5aKWGJp9jyYsdqtNRc8vyfPwJ9m cU1by5iBrKckpEimWDgdxo1KWhp2g+sXIxwYaPsqxJ3e3ptMMTcf3/+HRnr71VesHmVbAQoHu4D OV15AJNKyPPCD1KUgUbmmJUkFx4hEiQwOrvu56+F4i6a2SczEkPyyWNR3RYGCXnMlOJHqVEhYRj 5dY/mcLlY1EiL8Iq9cnVRiBcFC2d7xslFhkjOvYZ7b5WWwZihHlHllHeeIVEYGkBa/F5kdb1/lZ vJSp8QkO0Kst/zCQwdyiY4q1seyiNA== X-Authority-Analysis: v=2.4 cv=VKbQXtPX c=1 sm=1 tr=0 ts=69268601 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=Fkfh_6v1YXoygXURJj8A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-25_02,2025-11-25_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 bulkscore=0 adultscore=0 malwarescore=0 suspectscore=0 phishscore=0 impostorscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511260036 Vinod, Please let me know if there's anything pending on my side to get this patch applied. On 9/26/2025 3:25 PM, Xiangxu Yin wrote: > This series aims to extend the USB-C PHY to support DP mode and enable > DisplayPort on the Qualcomm QCS615 platform. > > The devicetree modification for DisplayPort on QCS615 will be provided > in a future patch. > > Signed-off-by: Xiangxu Yin > --- > Changes in v7: > - Fix QSERDES_V2_TX_LANE_MODE_1 configuration from COM init table to configure_dp_tx(). > - Link to v6: https://lore.kernel.org/r/20250925-add-displayport-support-for-qcs615-platform-v6-0-419fe5963819@oss.qualcomm.com > > Changes in v6: > - Move usb3dpphy_reset_l definition to the patch adding compatible and related config data. [Dmitry] > - Add NOTE about SW_PORTSELECT/orientation handling. [Dmitry] > - Use C99-style loop variable declaration in msm_dp_link_lane_map. [Rob] > - Update commit msg with issue description for [05/14, 06/14, 07/14，12/14]. > - Link to v5: https://lore.kernel.org/r/20250919-add-displayport-support-for-qcs615-platform-v5-0-eae6681f4002@oss.qualcomm.com > > Changes in v5: > - Add new patch to introduce QSERDES v2 COM/TXRX register headers. > - Restore legacy reset & clock register logic. [Dmitry] > - Update phy_xlate() to return ERR_PTR(-ENODEV) when dp_phy is NULL. [Dmitry] > - Rename helper from qmp_check_mutex_phy() to qmp_usbc_check_phy_status(). [Dmitry] > - Drop storing struct device *dev in dp_link as it is only used once. [Dmitry] > - Add robust lane mapping: default 1:1, complete partial configs. [Dmitry] > - Reorganize sub-patches v5[07/14， 08/14, 11/14， 12/14] as suggested. > - Link to v4: https://lore.kernel.org/all/20250911-add-displayport-support-for-qcs615-platform-v4-0-2702bdda14ed@oss.qualcomm.com/ > > Changes in v4: > - Drop patch v3[01/14 & 13/14], will sutbmit new patchsets based mst dt binding series. > - Update maintainer of qcom,qcs615-qmp-usb3dp-phy.yaml to myself. > - Add missing aux and pipe clocks. [Dmitry] > - Drop second TCSR phandle; register offsets are described directly. [Dmitry] > - Add USBC PHY series related init_load_uA configs. [Dmitry] > - Drop v3[04/14] qmp_phy_usbc_type define and use dp_serdes offsets to confirm DP capability [Dmitry] > - Reorganize sub-patches as suggested. > - Link to v3: https://lore.kernel.org/all/20250820-add-displayport-support-for-qcs615-platform-v3-0-a43bd25ec39c@oss.qualcomm.com/ > > Changes in v3: > - Renamed qcom,qcs615-qmp-dp-phy.yaml in v2 to qcom,qcs615-qmp-dp-phy.yaml in v3 for QCS615 USB3+DP PHY. > - Updated patch v3[02/14] to revise binding title, description, and property order. [Krzysztof] > - Updated commit messages in patch v3[01/14] and [13/14] to reflect the DTSI rename and clarify compatibility. [Krzysztof] > - Added USB3+DP mode implementation in patches v3 [003–012], organized in logical chunks. [Dmitry] > - Dropped patch v2[03/13] to maintain full backward compatibility with USBC. > - Link to v2: https://lore.kernel.org/all/20250722-add-displayport-support-for-qcs615-platform-v2-0-42b4037171f8@oss.qualcomm.com/ > > Changes in v2: > - Add new binding qcom,qcs615-qmp-dp-phy.yaml for QCS615 standalone DP > - Split DP PHY driver into patches 4-11 by logical chunks [Dmitry] > - Update DP PHY configuration flow to align with QMP Combo PHY implementation [Dmitry] > - Update all hex values to lowercase [Dmitry] > - Remove redundant comments in DP PHY driver [Krzysztof] > - Remove invalid USBC type define [Dmitry] > - Move lane_map， max_dp_lanes， max_dp_link_rate parsing logic to dp_link [Dmitry] > - Add TCSR-based mutex logic for DP and USB PHY coexistence [Dmitry] > - Drop patches 6–8 and remove related binding properties as rejected upstream > - Link to v1: https://lore.kernel.org/all/20241129-add-displayport-support-for-qcs615-platform-v1-0-09a4338d93ef@quicinc.com/ > > --- > Xiangxu Yin (14): > dt-bindings: phy: Add QMP USB3+DP PHY for QCS615 > phy: qcom: qmp-usbc: Rename USB-specific ops to prepare for DP support > phy: qcom: qmp-usbc: Add DP-related fields for USB/DP switchable PHY > phy: qcom: qmp-usbc: Add regulator init_load support > phy: qcom: qmp-usbc: Move reset config into PHY cfg > phy: qcom: qmp-usbc: add DP link and vco_div clocks for DP PHY > phy: qcom: qmp-usbc: Move USB-only init to usb_power_on > phy: qcom: qmp-usbc: Add TCSR parsing and PHY mode setting > phy: qcom: qmp-usbc: Add DP PHY ops for USB/DP switchable Type-C PHYs > phy: qcom: qmp-usbc: Add USB/DP exclude handling > phy: qcom: qmp: Add DP v2 PHY register definitions > phy: qcom: qmp-usbc: Add QCS615 USB/DP PHY config and DP mode support > drm/msm/dp: move link-specific parsing from dp_panel to dp_link > drm/msm/dp: Add support for lane mapping configuration > > .../bindings/phy/qcom,qcs615-qmp-usb3dp-phy.yaml | 111 ++ > drivers/gpu/drm/msm/dp/dp_ctrl.c | 10 +- > drivers/gpu/drm/msm/dp/dp_link.c | 118 +++ > drivers/gpu/drm/msm/dp/dp_link.h | 5 + > drivers/gpu/drm/msm/dp/dp_panel.c | 78 +- > drivers/gpu/drm/msm/dp/dp_panel.h | 3 - > drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v2.h | 21 + > drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v2.h | 106 ++ > .../phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v2.h | 68 ++ > drivers/phy/qualcomm/phy-qcom-qmp-usbc.c | 1072 ++++++++++++++++++-- > drivers/phy/qualcomm/phy-qcom-qmp.h | 3 + > 11 files changed, 1427 insertions(+), 168 deletions(-) > --- > base-commit: 8e2755d7779a95dd61d8997ebce33ff8b1efd3fb > change-id: 20250919-add-displayport-support-for-qcs615-platform-f885597b3573 > > Best regards,