From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fhigh-a1-smtp.messagingengine.com (fhigh-a1-smtp.messagingengine.com [103.168.172.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C4BA4DD6DB; Wed, 30 Sep 2026 12:56:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.152 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790772979; cv=none; b=kSFqYJOR3jWiBZ0Nv2RQZC+tpXmKxZQQG+8CUoy6nwYkwd9cN4HDbakMUsKlobXpIZwxYOMEy1Qq7Lte3gkETn2StlUOKORrPmMixXv63pMQTAJFz1+y4k2XOuNUDZ1SFQckBl1vCd3f9UugkF/zJLKC1W8UDBpzxc5+BxC1AFs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790772979; c=relaxed/simple; bh=GeCjXKm3cWXmc41oeOU6vIql0FECEh6X3/LsFmDij0c=; h=MIME-Version:Date:From:To:Cc:Message-Id:In-Reply-To:References: Subject:Content-Type; b=rEx5n8JOHc/IFI+m4i/6NEpyWHYZX4lemj7p3Y5m0XhFw/NuKPr1ibo/WZu0eq3PIRe18wIYi0KleiI+w96jbN4NG9cPIq+UaFKJzU7OAh85V5CxmJjUxmr9wJHQl0Cm3ZnpqR8veub5wu8fRwklN1a53OKu0xaxRp728r9RtgI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arndb.de; spf=pass smtp.mailfrom=arndb.de; dkim=pass (2048-bit key) header.d=arndb.de header.i=@arndb.de header.b=QtjLK636; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=DbuL9emG; arc=none smtp.client-ip=103.168.172.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arndb.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arndb.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=arndb.de header.i=@arndb.de header.b="QtjLK636"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="DbuL9emG" Received: from ams-compute-02.internal (ams-compute-02.internal [10.64.2.62]) by mailfhigh.phl.internal (Postfix) with ESMTP id CB48114001B4; Wed, 30 Sep 2026 08:56:09 -0400 (EDT) Received: from ams-imap-03 ([10.64.2.23]) by ams-compute-02.internal (MEProxy); Wed, 30 Sep 2026 08:56:11 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arndb.de; h=cc :cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm1; t=1790772969; x=1790859369; bh=tFVT5QTGgWVX3GeKH0ZmOYAa25Bwp6h9DphCo8+86+A=; b= QtjLK636eoKEQeRuFRINRu0FhINzYmQz9wqNf5j8Ce24uhwRNjLEi2tx35yJj2L5 r5vd36VMkGNKNOkkGBaooCMivizQ/jm81k3chI43+wenr0kidbj/iugP2PykSDwM c73aoV2H2Nod6Pf8/qWQ+EnK7uFHxrV5jBZ8KkbDmM+f9R6pefhZN8j8704jV1nl k4wwngRCRAL/CORgczHfUR04NYIpRGWqNmbxA7impc4rl8AqrwMvRf8j9urLsJAT GiogIrv7Vn4LYPiqPJcYa8tuJc80+eNOv+ZcCOG8eJu1ciU9T3yfRBPfSqUYHhix lE1ePDzwaTPn1rk+PbIe2w== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1790772969; x= 1790859369; bh=tFVT5QTGgWVX3GeKH0ZmOYAa25Bwp6h9DphCo8+86+A=; b=D buL9emGoW9mK54xZpgHEbX/bmDlNEjDbo5v8htlBY4VsTPffMfVhQK5avi4mQvl1 IM4a2DXwgk1lHigZMkvhkMCS/ckCJRqzOeKmpTWmm5j45b9lKYKCP8Z+Apw38ft0 ymoSQ/vMJmHbkLRVJ68P8BcMlBBV/Nn6BCPI9zWoCJ13Ttlboe7Mq4+3XiPbDEwb gl2fALqzjWRw4JxRUdU+MJSMFg5gy86NebmyWjMgF4z1yg8I95LoRMHLFJoGJp2J rkRFlR2a4oRt6xFWwgpcOKOoGCRVX+wblPvJSCFI+lvevDCqq2RXDM4oaMoA+hpP TZYRi1rUwd7hD+b299G+A== X-ME-Sender: X-ME-Proxy-Cause: dmFkZTFijiV+Hxb1I8GIafnwxZ7Y4UZWzsfWHbcxIgSRl7aYgeSb7kT+748ziVX9pclXEX y7vh7R2SlGdE2wq8pxWKdJzP5MHqznr8B+8bA9vF09K6tGrjGdvT4lUytvMFcOJkfstRYq Wi0y8wt+6u2iZjk+pw+3JWHBumbCOPcexhKItvFWxa0VRC6oMbnrJwuxQdBee1DPD5MwUS lx9/baMnNcAz50PtT280fWxG4NlZQUZTX/sCDo1I81l7f1m7oEH/cruhGrQjYqc81kmxSE azkJ7ueE3t8bzjYCvT/jfvGS/uiIvC+Xp1Vk+8SULmgqUx9RUAGfoYcLDIx+1DSvEjzWsu VaWzeA9O/oHF7gyV5p9iZLdCZHft8593QqXRUIkRmzztJjPVpT9q/BiAoJj4FqEF/VvGvE NbBqnsT1RRnL4HOgcSCLZfFwTjXAoKxus+TOWKhywNY3MVL5L6gtt3SgnUQjrm+P9VLjmk oMHESeZSkOirrAcQjXRbCp5KzTCHCadAa6gF5fm8cwMrqUkkrv6IqTE5lW9x4m86uNo4cr 0KVzaBMA1fR+6ghmnSpXSurSGyVBOh0yCfN6ZMzI+eeW+7HpnCaomDdyVD2CiTM6QkNXki D7qypqzl2zUHB08rsfjDvQzji2oS+siNNbTC37lIM+4thRNcSNlJbTJvelVw X-ME-Proxy: Feedback-ID: i56a14606:Fastmail Received: by mailuser.ams.internal (Postfix, from userid 501) id 0B73F32A008A; Wed, 30 Sep 2026 08:56:04 -0400 (EDT) X-Mailer: MessagingEngine.com Webmail Interface Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ThreadId: AAFgH-j8k6Zg Date: Wed, 30 Sep 2026 14:55:43 +0200 From: "Arnd Bergmann" To: "Fil Dunsky" Cc: "Linus Walleij" , "Krzysztof Kozlowski" , "Rob Herring" , "Krzysztof Kozlowski" , "Conor Dooley" , "Greg Kroah-Hartman" , "Jiri Slaby" , "Russell King" , "Alexandre Belloni" , "Drew Fustini" , "Lorenzo Pieralisi" , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, "Jason Li" Message-Id: <432b697a-d931-4523-91e5-9b45a08617ec@app.fastmail.com> In-Reply-To: <179077030602.3399593.12266354979192327093@gmail.com> References: <20260930-b4-cs75xx-v1-0-4617c4463529@gmail.com> <20260930-b4-cs75xx-v1-4-4617c4463529@gmail.com> <65c87e07-1722-44c2-9a08-ed9e18902058@kernel.org> <179076583795.3054628.14443934429806440798@gmail.com> <179076863241.3327419.16233537387530771884@gmail.com> <179077030602.3399593.12266354979192327093@gmail.com> Subject: Re: [PATCH RFC 04/10] ARM: cortina: Add support for the CS75xx SoC family Content-Type: text/plain Content-Transfer-Encoding: 7bit On Wed, Sep 30, 2026, at 14:11, Fil Dunsky wrote: > On Wed, Sep 30, 2026 at 02:02:43PM +0200, Arnd Bergmann wrote: > > The boot loader is the stock U-Boot 2009.11 from the router vendor, and > replacing it on these devices is risky enough that I would rather not > depend on it, so PSCI is not really an option here. Right, makes sense. > A generic spin-table for arm32 would work for me, with two differences > from the arm64 one that it would have to cover: the release address > here is an MMIO register in the global control block, not a word in > memory, so it has to be written with writel() through an ioremap(), and > the Cortex-A9 SCU gets enabled in smp_prepare_cpus() (I have not > checked whether the stock U-Boot already does that). If that sounds > acceptable, I can post it as a separate patch in v2 and drop the > enable method binding and mach directory from this series; otherwise > I will keep the small platsmp.c under the name you and Linus agree on. It sounds to me like this is different enough from the generic spin-table that we should keep your current version then. Arnd