From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A8355331A66 for ; Fri, 16 Oct 2026 03:15:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1792120529; cv=none; b=jAHhML1izWzXCLrwO/lGwoqGTq9v1dMKwrZKevTDv/fmzcYbt5G+LtqWvk/inHoJVZK/60txUayM02O4C7jpZ9xF+B6DhqxBW9uohIx/4j4Rlxun+2J9jz8ofd7yYinLnNJsgBybuSbiVxiDyJSsRxXtt0iWtKAllCvkgB0L2rY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1792120529; c=relaxed/simple; bh=ICHWJpAlkm6n6QwJfFmZ5UtiesPfPoqH/DXRRLMS9Og=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=oH9NwU5VxF2QnzdJJORyaU0m+P5/69PwaIwkXXXad2ZW3eDJ8EUoR5asY04HJw5XN/MNI3/3jc5FMkzr2JWh+BJ95PGw/iL0sbD0/Wrn8USLf8BdAoCAiA3DQI6Al7aVXQxJvPsvlMsVqredTqLGPE2bIPoylut1VLYbgpQG8gg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=eFQxgu5e; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Xv4asWoZ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="eFQxgu5e"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Xv4asWoZ" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 69FLhgNQ4126287 for ; Fri, 16 Oct 2026 03:15:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= E9EZlze25ChU5gV3GfJ6FNyucDYA2Rt1XM4XFJ5+ogA=; b=eFQxgu5eKHJPVOjQ OTdVTDcoYpY1iQE9eG6RGkXq9ygwUTYcfnhaqGDFt7APCKm5J6vf87x1q6FolvRn mdB1X2PpojBuV/san0MtGjqTwD9rkUX3WQFeIZZGkDVsPEqT2A4K9/EANyYLIxOi RHdLVx/yHUApYhR5F/JSguWpLf1o+avcsQTvjVb0Hp5EMrB4k2V6UhZ2xjIliJUA M6beGFAMg3JGzxD0qQsYgyMd3hc8eBnodK/n12SAER+odaU/grxZuc4uSoG4KyBF SpRBbHvxh8uCBPEX5Tbpd1gIxjP9gumVjBq4X6AMJejjynKGd0k5yj+6dPQqKVsH /itPgA== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hb19m2e44-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 16 Oct 2026 03:15:26 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-33c35f5ca6cso12153054eec.1 for ; Thu, 15 Oct 2026 20:15:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1792120525; x=1792725325; darn=vger.kernel.org; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:from:to:cc:subject:date:message-id:reply-to :content-type; bh=E9EZlze25ChU5gV3GfJ6FNyucDYA2Rt1XM4XFJ5+ogA=; b=Xv4asWoZbOFpJA2D8M3nXvy7ra7t/tua9GALgDXAYwAsWDsNDnklF7jFXv+CcP339l Jr79FiCO8RSiKY88K8tkrYelsn+gzSXldJfijljcL2JMFMWjYLpvTatjlp2AkufBD5fK qNequTeG2YNxp4SZv6+FfAQPfcQ4UNyvangP8dEM90/KJS4vXMbzMl4JD2BpR63ou3LY UVWzhZCikFS4MChQ9ULh3o3U7YzZkyQz8vKdNwILOTrlJXzbjMQlfa9rt+I9MurlRGFe kEmM36QsH7Jv5JZNMqFpT3ES7rKJMF5FPtFL5MSIl/azbVszracWfqBAu46H4OYT/rRH bkkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1792120525; x=1792725325; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=E9EZlze25ChU5gV3GfJ6FNyucDYA2Rt1XM4XFJ5+ogA=; b=wfuoDUXT0tOqWPMEiao9Bgu1SH0IubyRq1qPwaoAUixwfcaTYZwMkNlkxtIDWE2GXM fYWovuIzU9oNLhlhUFBHvc/yT762lk3ixBgOnHvqDdYbjbEvA+1qX+rcHMgjxvnfpdgK 3gK5tZ4/qCJ3yIKQ98RNxg4x3sLghkIodX1uJvZ8uHcxAp0RkHzTb0E6/XJUV+Tfku3R DKSbopLQc42ygXTvGBCPtVx/VxE8T3abPGxVLTfXBrGgITboJyOA69T9MHVC17j9t7fu XxsJ7h/kWl+V4Z4HkT6Dn1EuJhs1Ap/OnETzy20Xy3nSxGIbp4seVwDfk4XMb4T6rwhX 4Qrw== X-Forwarded-Encrypted: i=1; AKwUvByx96WinfukN5Pj7JBRGhuKUiFxHNIFBnfI5wvo7W57vCZEQkG1cqB16G17pNj2QIGGs3LcFdKIVvG2M58=@vger.kernel.org X-Gm-Message-State: AFq9FYKkjAdP3YBhlw5bhaDQ3XOXGXwcfja8to3ILP7g5IA3vtFmk7za BlxweY0OHn3IX1ahBsz2GYooaAV5RzgjT+eeLxFG/5U5Ox9Uki/QhwKIrFmbeY4t6fPCrZ3ekTh XMbEHvFF6zfJcYvsKr43BHpb6/vLZpNAf9cR95YzULJ9esERM5YLCKs9QhmPsBaDRpSg= X-Gm-Gg: AYBFou3//y83YDPw82H0d/Um6VaNMdMvargkPkB+dXCpl0APwzRTmFRZ+3sia6Q4JBI 6U98mWQVCYttL1+CWcR3yUmyo7HgnGoRWu7jyhMFyBLJGAXdAYM/E7gZr/fvvnLgZElmRhgnUFN r1v0YdvtPVhZjy0PSeMafJSFuXYw8DSwF9sVSlzmFg1h+REz9STptGM7isr9ZxI6U80Vhe1qCht DhtDeYTi1ZGjdisH90QYzsaoeGMJalAZADNGJXNrSUU8pOODlLs9UjxVaXztAmYqM1KWpNAR8Rl /A1DZ0TRH0ybRw4frjMERlzlFJL0Btc2kBUrxeupkZl4WNAjVHC3K5lQ6DhYPJG2qlaT3WUnn9S euWxmCHqrmGcwjxhtGFzWagBWaA2WxQ== X-Received: by 2002:a05:693c:88d5:10b0:35e:5ca:e0df with SMTP id 5a478bee46e88-35e05cae713mr9104384eec.35.1792120525299; Thu, 15 Oct 2026 20:15:25 -0700 (PDT) X-Received: by 2002:a05:693c:88d5:10b0:35e:5ca:e0df with SMTP id 5a478bee46e88-35e05cae713mr9104323eec.35.1792120524210; Thu, 15 Oct 2026 20:15:24 -0700 (PDT) Received: from [192.168.50.84] ([76.176.60.246]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3608297f4f7sm2228750eec.23.2026.10.15.20.15.22 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 15 Oct 2026 20:15:23 -0700 (PDT) Message-ID: <46432502-b2a1-4e7e-b3d9-447a3e239fd5@oss.qualcomm.com> Date: Thu, 15 Oct 2026 20:15:21 -0700 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 5/7] arm64: dts: qcom: Add device tree for Lemans GearVM variant To: Shawn Guo , Bjorn Andersson Cc: Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shazad Hussain , Nikunj Kela References: <20261015023711.721837-1-shengchao.guo@oss.qualcomm.com> <20261015023711.721837-6-shengchao.guo@oss.qualcomm.com> Content-Language: en-US From: Deepti Jaggi In-Reply-To: <20261015023711.721837-6-shengchao.guo@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Authority-Analysis: v=2.4 cv=aLdlOr9m c=1 sm=1 tr=0 ts=6ad196ce cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=0ISbvMpsx/t7i6H15JfNAA==:17 a=IkcTkHD0fZMA:10 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=viPkIkau9hFIgBHGpf8A:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 a=cvBusfyB2V15izCimMoJ:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: IW1uYxvKT3c5GWVI93R4OeYx7Spu26FA X-Proofpoint-Spam-Info: AW1haW4tMjYxMDE2MDAxMiBTYWx0ZWRfXyItkEZr//9yh EOfhT22r/+i6/frMEGthmX3+GaUbDM/Ggg1QqT3pr0ZWC7p/k1zn0ledkX9x9UOI8wPrOwuPPyT DW8CyNpMBdsmRF3ypEo2X/JoAbfmtDM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDE2MDAxMiBTYWx0ZWRfXwl9fMsicdyig qmlOjcCxWS+7KkplKB3zxl6o1XWSOx+GY8ljIie6YHBmyqSEgsUmhczSeXlvypfttfsxzevEjN3 9l0zCy6NZi7rRmvHNDqCTsyPrLzN/b40uCq9sFTs7tgQznEaKazCF7jNGHksY0Y3nEnHALpCBNK loUcsN50sbl3oUtazyMLvlUpiXIvyl+IuU3O3Kna2+UGM42b4DbDElVBhg4YntR6O1lnrqNsw/d AI7eLTzKRSVS2nyFYKl2byH3l0UMIhGdX/RvBbFKWwFtC5dCiBm8d7LPi+km0fLzckOlgSiuAj1 SM3OnQImoDX3j3Rw/k0MpBpgdTRSY2RSut2PYegm1eQdknG9RCiQbR95SG9ExvloXilrwm4PReA uSJkaPHccyUx16Y1+3lICwCRjlNlDgLq0nvjEuLctyMG3iE9zH3n8Yk8Ln8bXy3v8jMBETO7+50 V6yvLB33fIlTEtml5Bg== X-Proofpoint-GUID: IW1uYxvKT3c5GWVI93R4OeYx7Spu26FA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-10-14_01,2026-10-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 clxscore=1015 malwarescore=0 adultscore=0 suspectscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2610080000 definitions=main-2610160012 On 10/14/2026 7:37 PM, Shawn Guo wrote: > Add lemans-gearvm.dtsi for Lemans GearVM variant (SA8255P) that utilizes > firmware to configure platform resources such as clocks, interconnects > and TLMM. > Device drivers request these resources through the SCMI power, reset and > performance protocols. Assign each device driver a dedicated SCMI > channel and Tx/Rx doorbells to support parallel resource requests and > aggregation in the SCMI platform server. Operate the SCMI server stack > in an SMP-enabled VM using the Qualcomm SMC/HVC transport driver for > communication. > > Group resource operations to improve abstraction and reduce the number of > SCMI requests. Follow the SCMI-based resource management approach > demonstrated by Qualcomm at Linaro Connect 2024 [1]. > > [1] https://resources.linaro.org/en/resource/wfnfEwBhRjLV1PEAJoDDte > > Co-developed-by: Shazad Hussain > Signed-off-by: Shazad Hussain > Signed-off-by: Nikunj Kela > Co-developed-by: Deepti Jaggi > Signed-off-by: Deepti Jaggi > Signed-off-by: Shawn Guo > --- > arch/arm64/boot/dts/qcom/lemans-gearvm.dtsi | 3232 +++++++++++++++++++ > 1 file changed, 3232 insertions(+) > create mode 100644 arch/arm64/boot/dts/qcom/lemans-gearvm.dtsi > > diff --git a/arch/arm64/boot/dts/qcom/lemans-gearvm.dtsi b/arch/arm64/boot/dts/qcom/lemans-gearvm.dtsi > new file mode 100644 > index 000000000000..4c155cbc7975 > --- /dev/null > +++ b/arch/arm64/boot/dts/qcom/lemans-gearvm.dtsi > @@ -0,0 +1,3232 @@ > +// SPDX-License-Identifier: BSD-3-Clause > +/* > + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. > + */ > + > +#include "lemans.dtsi" > + > +/delete-node/ &xbl_boot_mem; > +/delete-node/ &pil_adsp_mem; > +/delete-node/ &q6_adsp_dtb_mem; > +/delete-node/ &q6_gdsp0_dtb_mem; > +/delete-node/ &pil_gdsp0_mem; > +/delete-node/ &pil_gdsp1_mem; > +/delete-node/ &q6_gdsp1_dtb_mem; > +/delete-node/ &q6_cdsp0_dtb_mem; > +/delete-node/ &pil_cdsp0_mem; > +/delete-node/ &pil_gpu_mem; > +/delete-node/ &q6_cdsp1_dtb_mem; > +/delete-node/ &pil_cdsp1_mem; > +/delete-node/ &pil_cvp_mem; > +/delete-node/ &pil_video_mem; > +/delete-node/ &scmi_mem; > +/delete-node/ &firmware_reserved_mem; > + > +/ { > + clocks { > + bi_tcxo_div2: bi-tcxo-div2-clk { > + compatible = "fixed-factor-clock"; > + clocks = <&xo_board_clk>; > + clock-mult = <1>; > + clock-div = <2>; > + #clock-cells = <0>; > + }; > + > + gpll0_board_clk: gpll0-board-clk { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + > + sleep_clk: sleep-clk { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + > + xo_board_clk: xo-board-clk { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + }; > + }; > +}; > + > +&adreno_smmu { > + power-domains = <&scmi15_pd 0>; > +}; > + > +&cpufreq_hw { > + clocks = <&bi_tcxo_div2>, <&gpll0_board_clk>; > + clock-names = "xo", "alternate"; > +}; > + > +&firmware { > + scm { > + memory-region = <&tz_ffi_mem>; > + }; > + > + scmi0: scmi-0 { > + compatible = "qcom,scmi-smc"; > + arm,smc-id = <0xc6008012>; > + shmem = <&shmem0>; > + As bootloader updates the irq, we can add a comment here. > + interrupts = ; > + interrupt-names = "a2p"; > + > + #address-cells = <1>; > + #size-cells = <0>; > + > + arm,max-msg = <10>; > + arm,max-msg-size = <256>; > + arm,max-rx-timeout-ms = <3000>; > + > + status = "disabled"; > + > + scmi0_pd: protocol@11 { > + reg = <0x11>; > + #power-domain-cells = <1>; > + }; > + > + scmi0_dvfs: protocol@13 { > + reg = <0x13>; > + #power-domain-cells = <1>; > + }; > + > + scmi0_rst: protocol@16 { > + reg = <0x16>; > + #reset-cells = <1>; > + }; > + }; > + > + scmi1: scmi-1 { > + compatible = "qcom,scmi-smc"; > + arm,smc-id = <0xc6008012>; > + shmem = <&shmem1>; > + > + interrupts = ; > + interrupt-names = "a2p"; > + > + #address-cells = <1>; > + #size-cells = <0>; > + > + arm,max-msg = <10>; > + arm,max-msg-size = <256>; > + arm,max-rx-timeout-ms = <3000>; Thanks, Deepti