From: <Cyril.Jean@microchip.com>
To: <atish.patra@wdc.com>, <linux-kernel@vger.kernel.org>
Cc: <bin.meng@windriver.com>, <anup@brainfault.org>,
<aou@eecs.berkeley.edu>, <alistair.francis@wdc.com>,
<anup.patel@wdc.com>, <devicetree@vger.kernel.org>,
<linux-riscv@lists.infradead.org>, <palmer@dabbelt.com>,
<paul.walmsley@sifive.com>, <robh+dt@kernel.org>,
<Ivan.Griffin@microchip.com>, <Daire.McNamara@microchip.com>,
<Conor.Dooley@microchip.com>
Subject: Re: [PATCH v3 1/5] RISC-V: Add Microchip PolarFire SoC kconfig option
Date: Thu, 7 Jan 2021 11:39:41 +0000 [thread overview]
Message-ID: <4655c810-e406-f807-d2dc-1b2e0198d945@microchip.com> (raw)
In-Reply-To: <20201204085835.2406541-2-atish.patra@wdc.com>
Hi Atish,
On 12/4/20 8:58 AM, Atish Patra wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> Add Microchip PolarFire kconfig option which selects SoC specific
> and common drivers that is required for this SoC.
>
> Signed-off-by: Atish Patra <atish.patra@wdc.com>
> Reviewed-by: Bin Meng <bin.meng@windriver.com>
> Reviewed-by: Anup Patel <anup@brainfault.org>
> ---
> arch/riscv/Kconfig.socs | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
> index 8a55f6156661..148ab095966b 100644
> --- a/arch/riscv/Kconfig.socs
> +++ b/arch/riscv/Kconfig.socs
> @@ -1,5 +1,12 @@
> menu "SoC selection"
>
> +config SOC_MICROCHIP_POLARFIRE
> + bool "Microchip PolarFire SoCs"
> + select MCHP_CLK_PFSOC
Can you change MCHP_CLK_PFSOC to MCHP_CLK_MPFS to align with the v2
clock driver?
> + select SIFIVE_PLIC
> + help
> + This enables support for Microchip PolarFire SoC platforms.
> +
> config SOC_SIFIVE
> bool "SiFive SoCs"
> select SERIAL_SIFIVE if TTY
> --
> 2.25.1
>
Regards,
Cyril.
next prev parent reply other threads:[~2021-01-07 11:41 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-12-04 8:58 [PATCH v3 0/5] Add Microchip PolarFire Soc Support Atish Patra
2020-12-04 8:58 ` [PATCH v3 1/5] RISC-V: Add Microchip PolarFire SoC kconfig option Atish Patra
2021-01-07 11:39 ` Cyril.Jean [this message]
2021-01-07 19:21 ` Atish Patra
2020-12-04 8:58 ` [PATCH v3 2/5] dt-bindings: riscv: microchip: Add YAML documentation for the PolarFire SoC Atish Patra
2020-12-09 23:30 ` Rob Herring
2020-12-04 8:58 ` [PATCH v3 3/5] RISC-V: Initial DTS for Microchip ICICLE board Atish Patra
2020-12-10 11:06 ` Bin Meng
2021-01-07 11:43 ` Cyril.Jean
2021-01-07 19:26 ` Atish Patra
2020-12-04 8:58 ` [PATCH v3 4/5] RISC-V: Enable Microchip PolarFire ICICLE SoC Atish Patra
2020-12-26 0:37 ` Aurelien Jarno
2020-12-04 8:58 ` [PATCH v3 5/5] MAINTAINERS: add microchip polarfire soc support Atish Patra
2020-12-10 11:08 ` Bin Meng
2020-12-22 3:19 ` [PATCH v3 0/5] Add Microchip PolarFire Soc Support Palmer Dabbelt
2020-12-22 20:14 ` Atish Patra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4655c810-e406-f807-d2dc-1b2e0198d945@microchip.com \
--to=cyril.jean@microchip.com \
--cc=Conor.Dooley@microchip.com \
--cc=Daire.McNamara@microchip.com \
--cc=Ivan.Griffin@microchip.com \
--cc=alistair.francis@wdc.com \
--cc=anup.patel@wdc.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=atish.patra@wdc.com \
--cc=bin.meng@windriver.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®