From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3CB1F156F45; Fri, 7 Feb 2025 22:59:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738969148; cv=none; b=GyqGxS/GTykTdbhDKvFUmV5vzRlNnk6zS5zcL/ldCBX5wmai357hV7wzldFGYJxDzD8bKpbs2Y6f0YrnEvC/snAN+LHXXR6UFG+kiSFAMwIGjkXp4XcwZDNGcQzbc1uJyh9A2GCspsJE/oXvdl1kVf+MJ1bQh6Czcf0mPLMcBFU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738969148; c=relaxed/simple; bh=jsHcb4WJDy7637WIWectPK+MPdy0C6kqUS3fE372mss=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=N3U9rKdfkXM5PrLcPf2tXYWCodOTSesG1fkKlOe8xJ2Xu8DmcqisTOg1TCqhODpEWtFjnLhQZcUDEcPS+sjLrG2Cf85TH1IiVK/GB6bsi3jukJKacBg9jfdXQ3qljIWBtYZEdZgdbTvidUuelj5fuOG9idngYnC4hblVVL9/Bkc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=YeQnfY2j; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="YeQnfY2j" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 517CrSaF007782; Fri, 7 Feb 2025 22:58:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= kmHzhVzFd5mif999kp1XJSue2tJ4TDlaIOnPujM17NQ=; b=YeQnfY2jCZgcR5We v57meKi/o2EUmHcdnCKOFSUVfcYzt5MXeUhLvc/VGP+s1a6FqoMrV7Knl3Cy8SK+ mnIiDvmKEwWaW9mZSR8n+fCPsTTFwua13QfprWhxiHr4XuDEOX3dyQKpkYkZaV58 IPyRw2QPPOZ3nRxGWB9/UaF0BWEMoKeARHLXVG5heVFg9FMCnbKeUkiwhFrjBl/Y wnIbEIlzOQdqIzpSxHusEegxMHRUwpqO6DlBLEIAOBLe7Na57ablSa7ADilBiRMI RXlCd4+a2+RBweACb7Jo+Q2S5YUw8DE3lZZR7AWsLHqh/Y8LEK0x5m/50aLmIvaU xDe0Mg== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44njk1sd96-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 07 Feb 2025 22:58:50 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 517Mwn30008243 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 7 Feb 2025 22:58:49 GMT Received: from [10.110.94.65] (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 7 Feb 2025 14:58:49 -0800 Message-ID: <46bdfe78-d10a-4824-b1f3-3c7cd9e426bd@quicinc.com> Date: Fri, 7 Feb 2025 14:58:48 -0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 1/2] arm64: cputype: Add QCOM_CPU_PART_KRYO_3XX_GOLD To: Douglas Anderson , Catalin Marinas , Will Deacon , Mark Rutland CC: Jeffrey Hugo , Roxana Bradescu , , Julius Werner , , , Dmitry Baryshkov , Anshuman Khandual , Besar Wicaksono , D Scott Phillips , Easwar Hariharan , Oliver Upton , References: <20241219211131.2389091-1-dianders@chromium.org> <20241219131107.v3.1.I18e0288742871393228249a768e5d56ea65d93dc@changeid> Content-Language: en-US From: Trilok Soni In-Reply-To: <20241219131107.v3.1.I18e0288742871393228249a768e5d56ea65d93dc@changeid> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: JxjpuAYvZFMo1iArDtT1Tb4lYnvRByZw X-Proofpoint-GUID: JxjpuAYvZFMo1iArDtT1Tb4lYnvRByZw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-07_11,2025-02-07_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 mlxlogscore=717 adultscore=0 mlxscore=0 clxscore=1011 impostorscore=0 spamscore=0 suspectscore=0 malwarescore=0 lowpriorityscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2501170000 definitions=main-2502070173 On 12/19/2024 1:11 PM, Douglas Anderson wrote: > Add a definition for the Qualcomm Kryo 300-series Gold cores. > > Reviewed-by: Dmitry Baryshkov > Signed-off-by: Douglas Anderson > --- > > (no changes since v1) > > arch/arm64/include/asm/cputype.h | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h > index 488f8e751349..c8058f91a5bd 100644 > --- a/arch/arm64/include/asm/cputype.h > +++ b/arch/arm64/include/asm/cputype.h > @@ -119,6 +119,7 @@ > #define QCOM_CPU_PART_KRYO 0x200 > #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 > #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 > +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 > #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 > #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 > #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 > @@ -195,6 +196,7 @@ > #define MIDR_QCOM_KRYO MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO) > #define MIDR_QCOM_KRYO_2XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_GOLD) > #define MIDR_QCOM_KRYO_2XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_SILVER) > +#define MIDR_QCOM_KRYO_3XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_3XX_GOLD) > #define MIDR_QCOM_KRYO_3XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_3XX_SILVER) > #define MIDR_QCOM_KRYO_4XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_GOLD) > #define MIDR_QCOM_KRYO_4XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_SILVER) Acked-by: Trilok Soni -- ---Trilok Soni