From mboxrd@z Thu Jan 1 00:00:00 1970 Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752008AbeAQFTv (ORCPT + 1 other); Wed, 17 Jan 2018 00:19:51 -0500 Received: from lelnx194.ext.ti.com ([198.47.27.80]:57475 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750815AbeAQFTt (ORCPT ); Wed, 17 Jan 2018 00:19:49 -0500 Subject: Re: [PATCH v2 1/2] phy: brcm-sata: Implement calibrate callback To: Florian Fainelli , References: <1515720668-4860-1-git-send-email-f.fainelli@gmail.com> <1515720668-4860-2-git-send-email-f.fainelli@gmail.com> CC: Tejun Heo , Heiko Stuebner , Srinath Mannam , Krzysztof Kozlowski , Vivek Gautam , Dan Carpenter , "open list:LIBATA SUBSYSTEM (Serial and Parallel ATA drivers)" , open list From: Kishon Vijay Abraham I Message-ID: <497d4542-75a7-fbe4-4ff2-07fe00380d0c@ti.com> Date: Wed, 17 Jan 2018 10:49:31 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.7.0 MIME-Version: 1.0 In-Reply-To: <1515720668-4860-2-git-send-email-f.fainelli@gmail.com> Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Return-Path: On Friday 12 January 2018 07:01 AM, Florian Fainelli wrote: > Implement the calibration callback to allow turning on the Clock-Data > Recovery module clamping when necessary, e.g: during failure to identify > a SATA hard drive from ahci_brcm.c::brcm_ahci_read_id. > > Signed-off-by: Florian Fainelli Acked-by: Kishon Vijay Abraham I > --- > drivers/phy/broadcom/phy-brcm-sata.c | 32 ++++++++++++++++++++++++++++++++ > 1 file changed, 32 insertions(+) > > diff --git a/drivers/phy/broadcom/phy-brcm-sata.c b/drivers/phy/broadcom/phy-brcm-sata.c > index 3f953db70288..8000ce312d95 100644 > --- a/drivers/phy/broadcom/phy-brcm-sata.c > +++ b/drivers/phy/broadcom/phy-brcm-sata.c > @@ -150,6 +150,9 @@ enum sata_phy_regs { > TXPMD_TX_FREQ_CTRL_CONTROL2_FMIN_MASK = 0x3ff, > TXPMD_TX_FREQ_CTRL_CONTROL3 = 0x84, > TXPMD_TX_FREQ_CTRL_CONTROL3_FMAX_MASK = 0x3ff, > + > + RXPMD_REG_BANK = 0x1c0, > + RXPMD_RX_FREQ_MON_CONTROL1 = 0x87, > }; > > enum sata_phy_ctrl_regs { > @@ -505,8 +508,37 @@ static int brcm_sata_phy_init(struct phy *phy) > return rc; > } > > +static void brcm_stb_sata_calibrate(struct brcm_sata_port *port) > +{ > + void __iomem *base = brcm_sata_pcb_base(port); > + struct brcm_sata_phy *priv = port->phy_priv; > + u32 tmp = BIT(8); > + > + brcm_sata_phy_wr(base, RXPMD_REG_BANK, RXPMD_RX_FREQ_MON_CONTROL1, > + ~tmp, tmp); > +} > + > +static int brcm_sata_phy_calibrate(struct phy *phy) > +{ > + struct brcm_sata_port *port = phy_get_drvdata(phy); > + int rc = -EOPNOTSUPP; > + > + switch (port->phy_priv->version) { > + case BRCM_SATA_PHY_STB_28NM: > + case BRCM_SATA_PHY_STB_40NM: > + brcm_stb_sata_calibrate(port); > + rc = 0; > + break; > + default: > + break; > + }; > + > + return rc; > +} > + > static const struct phy_ops phy_ops = { > .init = brcm_sata_phy_init, > + .calibrate = brcm_sata_phy_calibrate, > .owner = THIS_MODULE, > }; > >