mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Dan Williams <dan.j.williams@intel.com>
To: "Woodhouse, David" <david.woodhouse@intel.com>
Cc: Chris Li <lkml@chrisli.org>, linux-kernel <linux-kernel@vger.kernel.org>
Subject: Re: BUG in drivers/dma/ioat/dma_v2.c:314
Date: Wed, 30 Jun 2010 14:44:47 -0700	[thread overview]
Message-ID: <4C2BBACF.3080405@intel.com> (raw)
In-Reply-To: <1277928125.18854.0.camel@localhost>

On 6/30/2010 1:02 PM, Woodhouse, David wrote:
> On Wed, 2010-06-30 at 20:40 +0100, Williams, Dan J wrote:
>>    From the dmesg:
>>> IOMMU 0: reg_base_addr fe710000 ver 1:0 cap 900000c2f0462 ecap e01
>>> DMAR: DRHD base: 0x000000fe714000 flags: 0x0
>>> IOMMU 1: reg_base_addr fe714000 ver 1:0 cap 900000c2f0462 ecap e01
>>> DMAR: DRHD base: 0x000000fe719000 flags: 0x0
>>> IOMMU 2: reg_base_addr fe719000 ver 1:0 cap 900000c2f0462 ecap e01
>>> DMAR: DRHD base: 0x000000fe718000 flags: 0x1
>>> IOMMU 3: reg_base_addr fe718000 ver 1:0 cap 900000c2f0462 ecap e01
>>
>> Where we expect bit 54 to be set for the DMA iommu, and it does not
>> appear to show up.
>
> So the BIOS is lying to us about which PCI devices are attached to which
> IOMMU?
>

It certainly looks that way, or it is at least ignoring any iommu that 
is not associated with a root port.  I have a supermicro x7dwn+ board 
here with the same 5400 series chipset that "does the right thing (TM)":

> [    0.052101] DMAR: Host address width 38
> [    0.053004] DMAR: DRHD base: 0x000000fe710000 flags: 0x0
> [    0.054008] IOMMU fe710000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.055003] DMAR: DRHD base: 0x000000fe712000 flags: 0x0
> [    0.056012] IOMMU fe712000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.057003] DMAR: DRHD base: 0x000000fe714000 flags: 0x0
> [    0.058007] IOMMU fe714000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.059003] DMAR: DRHD base: 0x000000fe716000 flags: 0x0
> [    0.060006] IOMMU fe716000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.061003] DMAR: DRHD base: 0x000000fe719000 flags: 0x0
> [    0.062007] IOMMU fe719000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.063003] DMAR: DRHD base: 0x000000fe71a000 flags: 0x0
> [    0.064011] IOMMU fe71a000: ver 1:0 cap 4900800c2f0462 ecap e01

Here is our DMA iommu.

> [    0.065003] DMAR: DRHD base: 0x000000fe718000 flags: 0x1
> [    0.066007] IOMMU fe718000: ver 1:0 cap 900800c2f0462 ecap e01
> [    0.067003] DMAR: RMRR base: 0x000000bff6b000 end: 0x000000bff72fff
> [    0.068003] DMAR: No ATSR found
[..]
> # modprobe ioatdma
> [   36.311819] dca service started, version 1.12.1
> [   36.334934] ioatdma: Intel(R) QuickData Technology Driver 4.00
> [   36.341245]   alloc irq_desc for 57 on node -1
> [   36.342154]   alloc kstat_irqs on node -1
> [   36.350418] ioatdma 0000:00:0f.0: PCI INT A -> GSI 57 (level, low) -> IRQ 57
> [   36.357916] ioatdma 0000:00:0f.0: setting latency timer to 64
> [   36.364091]   alloc irq_desc for 104 on node -1
> [   36.365056]   alloc kstat_irqs on node -1
> [   36.373334] ioatdma 0000:00:0f.0: irq 104 for MSI/MSI-X
> [   36.378957]   alloc irq_desc for 105 on node -1
> [   36.379954]   alloc kstat_irqs on node -1
> [   36.388203] ioatdma 0000:00:0f.0: irq 105 for MSI/MSI-X
> [   36.400150]   alloc irq_desc for 106 on node -1
> [   36.401147]   alloc kstat_irqs on node -1
> [   36.409417] ioatdma 0000:00:0f.0: irq 106 for MSI/MSI-X
> [   36.415036]   alloc irq_desc for 107 on node -1
> [   36.416032]   alloc kstat_irqs on node -1
> [   36.424304] ioatdma 0000:00:0f.0: irq 107 for MSI/MSI-X
> [   36.430263] ioatdma 0000:00:0f.0: APICID_TAG_MAP set incorrectly by BIOS, disabling DCA

...and here is the ioatdma driver coming up correctly (albeit with a dca 
misconfiguration)

I don't see a way around this beyond blacklisting this (platform, vt-d 
setting, driver) combination.  Is there a quirk infrastructure for this 
sort of problem?

Chris, is there a BIOS update available for your platform?

--
Dan

  reply	other threads:[~2010-06-30 21:44 UTC|newest]

Thread overview: 44+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2010-06-28 23:50 Chris Li
2010-06-29  0:45 ` Dan Williams
2010-06-29  7:17   ` Chris Li
2010-06-29 23:20   ` Chris Li
2010-06-29 23:57     ` Dan Williams
2010-06-30  1:07       ` Chris Li
2010-06-30  4:17         ` Dan Williams
2010-06-30 18:26           ` Chris Li
2010-06-30 18:43             ` Chris Li
2010-06-30 18:43             ` David Woodhouse
2010-06-30 19:40               ` Dan Williams
2010-06-30 20:02                 ` David Woodhouse
2010-06-30 21:44                   ` Dan Williams [this message]
2010-06-30 21:59                     ` Chris Li
2010-06-30 22:04                       ` Dan Williams
2010-07-01  6:21                     ` David Woodhouse
2010-07-01  6:51                       ` Dan Williams
2010-07-01  7:12                         ` David Woodhouse
2010-07-01  7:26                           ` Dan Williams
2010-07-01  8:15                             ` David Woodhouse
2010-07-01 17:20                               ` Dan Williams
2010-07-01 17:58                                 ` Chris Li
2010-07-02 19:00                                   ` Chris Li
2010-07-05 10:16                                     ` David Woodhouse
2010-07-06 23:40                                       ` Chris Li
2010-07-07  0:51                                         ` Dan Williams
2010-07-07  0:51                                           ` Chris Li
2010-07-07  0:58                                             ` Dan Williams
2010-07-07  1:03                                               ` Chris Li
2010-07-07  3:22                                                 ` David Woodhouse
2010-07-07  3:40                                           ` David Woodhouse
2010-07-07 17:47                                             ` Dan Williams
2010-07-07 18:07                                               ` David Woodhouse
2010-07-07 21:56                                               ` Chris Li
2010-07-09 21:28                                                 ` Dan Williams
2010-07-09 22:00                                                   ` Chris Li
2010-07-10  0:09                                                   ` David Woodhouse
2010-07-15  5:41                                                     ` Dan Williams
2010-07-16 21:29                                                       ` Chris Li
2010-07-16 22:12                                                       ` David Woodhouse
2010-07-16 22:40                                                         ` Chris Li
2010-07-22  1:15                                                           ` Dan Williams
2010-07-22 21:39                                                             ` Chris Li
2010-07-22 22:00                                                               ` Dan Williams

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=4C2BBACF.3080405@intel.com \
    --to=dan.j.williams@intel.com \
    --cc=david.woodhouse@intel.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lkml@chrisli.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

Powered by JetHome