From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756509AbdKQNG1 (ORCPT ); Fri, 17 Nov 2017 08:06:27 -0500 Received: from mail-wm0-f68.google.com ([74.125.82.68]:33221 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756437AbdKQNGU (ORCPT ); Fri, 17 Nov 2017 08:06:20 -0500 X-Google-Smtp-Source: AGs4zMYiz0FFkNpXgV+bbCYUmIXa9lkQwqh3X7vloE4h+HVidF6/0BB15DCLi1f1c3YK7fElECnqew== Subject: Re: [PATCH 4/5] ARM64: dts: meson-axg: describe pin DT info for I2C controller To: Yixun Lan , Wolfram Sang , Rob Herring , Mark Rutland , linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, Kevin Hilman Cc: Jerome Brunet , Carlo Caione , Jian Hu , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20171117080236.32504-1-yixun.lan@amlogic.com> <20171117080236.32504-5-yixun.lan@amlogic.com> From: Neil Armstrong Organization: Baylibre Message-ID: <4cec4212-0f15-d177-c42d-7fa436513c30@baylibre.com> Date: Fri, 17 Nov 2017 14:06:18 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: <20171117080236.32504-5-yixun.lan@amlogic.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 17/11/2017 09:02, Yixun Lan wrote: > From: Jian Hu > > Describe all the pin mux for the I2C controller which found in > Meson-AXG SoC. > > Signed-off-by: Jian Hu > Signed-off-by: Yixun Lan > --- > arch/arm64/boot/dts/amlogic/meson-axg.dtsi | 64 ++++++++++++++++++++++++++++++ > 1 file changed, 64 insertions(+) > > diff --git a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi > index 99e967aff439..edbfd6022078 100644 > --- a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi > +++ b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi > @@ -304,6 +304,70 @@ > function = "eth"; > }; > }; > + > + i2c_m0_pins: i2c_m0 { > + mux { > + groups = "i2c_sck_m0", > + "i2c_sda_m0"; > + function = "i2c_m0"; > + }; > + }; > + > + i2c_m1_z_pins: i2c_m1_z { > + mux { > + groups = "i2c_sck_m1_z", > + "i2c_sda_m1_z"; > + function = "i2c_m1"; > + }; > + }; > + > + i2c_m1_x_pins: i2c_m1_x { > + mux { > + groups = "i2c_sck_m1_x", > + "i2c_sda_m1_x"; > + function = "i2c_m1"; > + }; > + }; > + > + i2c_m2_x_pins: i2c_m2_x { > + mux { > + groups = "i2c_sck_m2_x", > + "i2c_sda_m2_x"; > + function = "i2c_m2"; > + }; > + }; > + > + i2c_m2_a_pins: i2c_m2_a { > + mux { > + groups = "i2c_sck_m2_a", > + "i2c_sda_m2_a"; > + function = "i2c_m2"; > + }; > + }; > + > + i2c_m3_a6_pins: i2c_m3_a6 { > + mux { > + groups = "i2c_sda_m3_a6", > + "i2c_sck_m3_a7"; > + function = "i2c_m3"; > + }; > + }; > + > + i2c_m3_a12_pins: i2c_m3_a12 { > + mux { > + groups = "i2c_sda_m3_a12", > + "i2c_sck_m3_a13"; > + function = "i2c_m3"; > + }; > + }; > + > + i2c_m3_a19_pins: i2c_m3_a19 { > + mux { > + groups = "i2c_sda_m3_a19", > + "i2c_sck_m3_a20"; > + function = "i2c_m3"; > + }; > + }; > }; > }; > > Same here fore the naming of the i2c nodes. Neil