From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A30172631 for ; Mon, 2 Mar 2026 09:39:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772444397; cv=none; b=D3VpfL7SNRGxgZB6Kme3Xycj/H4E52pIB9epB4phMIPrLAPUBxx2luQO2VWNtvZxszLOtBrJFdHMU3Qe7BQDCWeiwMH/ju7cX74Q59nfVBMIpGXkNE/MSBaDlPfG3YLU4WttKdzj/8+kq140K3AiFygyRKEom6TU2BT9vab81Jw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772444397; c=relaxed/simple; bh=6DQKMEcDr4pi7ZFzxJFbqClGPI9BsShAWGUTOqGwbfI=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=jUHnpSDOHRUAbcJIMxkNmmk9YpAmltKeHL49FZmqrAkU6MpKgTyGtrWNjr0OI+FIOD35EZB0djvbe4D11GIFyb8DMowzNpYeunUfCsrLJ0zOvRWuHOFs0qDGvm77BWA0U1sHI+VrNIiLoz9/Q8Eq/3H1zX5UQOEp0ZiT7ZhBMPQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dP9t/+Np; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dP9t/+Np" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-439b97a8a8cso533946f8f.1 for ; Mon, 02 Mar 2026 01:39:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1772444394; x=1773049194; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:from:references:cc:to:subject:reply-to:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=JqpFEgvwHpU2hX5PSjnXyoj4uXycVqlvmrKK7iplIdY=; b=dP9t/+NpMxD1Jc1ok3bf00ErFDDV5XZFwqpYzlDIkYtKeZP8Yr9eRYn4zgvzr2WuWV sZycEVj8aRZ4KZ3FcLGmb6dJ8XqtmE5o7OF9oROF8sKo6eqz4RrC1HXiEdwjqQF3XUaJ PjY4tp2+EyQYtDD+Z3/BMhwIBIFa71S5Z1EM3FKAHYP775sCt6hcscM7WUelIzygwe62 u2K21CWD0A8NC7kGObA20yJBAF4GtxaHfu03ItdEPK+i+LPgFy10f+zVIcBasz5DWohd P6xaIrsk9UxU2ZTVxXdJFLVj5X89aoiV+3FJyT9LN82wMOHahCVGzgsLyPhqBMu5q8ZH XSsg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772444394; x=1773049194; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:from:references:cc:to:subject:reply-to:user-agent :mime-version:date:message-id:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JqpFEgvwHpU2hX5PSjnXyoj4uXycVqlvmrKK7iplIdY=; b=SwKbsU9h2L+6yTv0QPk22WJ3fB3ETbdr0uPq9OiXjfoL0ZP45pWNpux9D6iiCz65nB /hrD1EQjfUdyrO0dNlkHGe/u9m0EHB/WIn8RRNfyZLL9YeVx6bhX/903Whk1LBv8K3Js +d3tqjfgVDa8iUVPM6rWHoI3DCRXyhq90HPE+3iVJEj+rJD/giFP+aeRRfrnbEE4WqSy +/1MwLxE4+pkpESs5Uh2DPVNzV/xTcrX3VD7PclbcVLqEgeHxgAxgbxjjMbOBHMsrvlS hHkaqw77c8X8syFccfnJMS/5tUQrcaot48eBhTU3IuZ7ZCq1TOeL2Rl7NSOAGhHz5qIu 8EKA== X-Forwarded-Encrypted: i=1; AJvYcCX81nMhZn64JjoqM6MJ5md+8BsEVGGV9cLOrsl0+AP+tKYmTFJtde41oKifiGMpqrn4Dq8UiNkbOKYz62o=@vger.kernel.org X-Gm-Message-State: AOJu0Yz81qfMMShbNFSWKe+1ZQaWNdgxWD6dT+W86mtwn7hsbYtqs1zU vRN4NqG+4/kHHQfSXsabT2NOaeAjQEbqMftK9gRSkQV0RcgHb+gauE0Jj4A4ANdkJIA= X-Gm-Gg: ATEYQzzx1nFkH05gA2ho+lWzW1iM4J/0leF+eU3CIl4q/Xqf5hJAS2DmWwtRfCyRtY/ 8u3rYddJ8r21SLsYQ4zzkljaYxs7YbBNFx+fIhiGxk107vqX4TCtDhrFcbXH8EKU0MPxjq4K/3B qbgAWcfw3via644kpRQkEbvDgNtiEqTkODTYi7J/GPE5VqZIet1oGH8knR4t8386gJbbklwr2N0 pmyRHHwrdEO7K7YL2hIFUDSDMcjIAHlUVsKQc8mUgSANsDRdak/R6k/ggGLKmhyCwiaN7XAf//g knihrYp5OHp2erOEotzqvl6wbuxlmfldeatrU2+nI3TlxcoKng/jhUgZvs3vlAERUmcHtzR44BG 7HjHt5TLE+7I4cj+7r14y4dmhOOZiZ+21kVd1yjfSvF6deBLeCv1zhnpoLbF+SqksqugnBHGOEJ bVOlvvoklTxrUbPg+QfO7a7zo8ddexpxFA1B71XzxV0VjsvddVn6CEamzsa6QIPMNjnLlZhIhZK xt+ X-Received: by 2002:a05:600c:8711:b0:47e:e20e:bbb2 with SMTP id 5b1f17b1804b1-483c9b970a5mr186563345e9.7.1772444394296; Mon, 02 Mar 2026 01:39:54 -0800 (PST) Received: from ?IPV6:2a01:e0a:106d:1080:c342:61e:309c:3478? ([2a01:e0a:106d:1080:c342:61e:309c:3478]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483bfba9a5esm272442605e9.4.2026.03.02.01.39.53 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 02 Mar 2026 01:39:53 -0800 (PST) Message-ID: <4d39b428-75ae-43a7-b423-d93d8396004c@linaro.org> Date: Mon, 2 Mar 2026 10:39:52 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Reply-To: Neil Armstrong Subject: Re: [PATCH RFT v2] drm/msm/dpu: enable virtual planes by default To: Dmitry Baryshkov , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Rob Clark Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org References: <20260226-dpu-enable-virt-planes-v2-1-87971236fe86@oss.qualcomm.com> From: Neil Armstrong Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: <20260226-dpu-enable-virt-planes-v2-1-87971236fe86@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 2/26/26 14:49, Dmitry Baryshkov wrote: > Turn on the switch and use virtual planes by default, enhancing > utilisation of the display pipelines. It is still possible to use legacy > implementation by using `msm.dpu_use_virtual_planes=false` kernel boot > parameter. > > Signed-off-by: Dmitry Baryshkov > --- > This is being sent as an RFT for now. Please give it a test with your > compositor of choice. X11. Weston. Sway. Wlroot. CrOS. I plan to turn > the switch for 7.1 > --- > Changes in v2: > - Rebased on msm-next > - Updated the cover letter, targeting the switch to 7.1 > - Link to v1: https://lore.kernel.org/r/20250514-dpu-enable-virt-planes-v1-1-bf5ba0088007@oss.qualcomm.com > --- > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c > index 0623f1dbed97..7c5b3495bddf 100644 > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c > @@ -52,7 +52,7 @@ > #define DPU_DEBUGFS_DIR "msm_dpu" > #define DPU_DEBUGFS_HWMASKNAME "hw_log_mask" > > -bool dpu_use_virtual_planes; > +bool dpu_use_virtual_planes = true; > module_param(dpu_use_virtual_planes, bool, 0); > > static int dpu_kms_hw_init(struct msm_kms *kms); > > --- > base-commit: 50c4a49f7292b33b454ea1a16c4f77d6965405dc > change-id: 20250514-dpu-enable-virt-planes-7b7ce0a6ce2a > > Best regards, LGTM Acked-by: Neil Armstrong Thanks, Neil