From: Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>
To: Jayesh Choudhary <j-choudhary@ti.com>,
Maxime Ripard <mripard@kernel.org>,
r-ravikumar@ti.com
Cc: nm@ti.com, vigneshr@ti.com, afd@ti.com, rogerq@kernel.org,
s-vadapalli@ti.com, kristo@kernel.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
a-bhatia1@ti.com, sabiya.d@ti.com, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v9 3/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node
Date: Mon, 25 Sep 2023 10:58:11 +0300 [thread overview]
Message-ID: <4ddd4851-1476-ea99-dbca-01813910a0ea@ideasonboard.com> (raw)
In-Reply-To: <427dc37e-1bf5-d3d7-f4af-1a0ee980f28b@ti.com>
On 25/09/2023 09:46, Jayesh Choudhary wrote:
> Hello Maxime,
>
> On 17/08/23 16:24, Maxime Ripard wrote:
>> Hi,
>>
>> On Thu, Aug 03, 2023 at 01:34:39PM +0530, Jayesh Choudhary wrote:
>>> From: Rahul T R <r-ravikumar@ti.com>
>>>
>>> Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is
>>> same as DSS IP in J721E, so same compatible is being used.
>>> The DP is Cadence MHDP8546.
>>>
>
> [...]
>
>>> +
>>> + dss: dss@4a00000 {
>>> + compatible = "ti,j721e-dss";
>>
>> As far as I can see, this compatible limits the (DPI) pixel clock to
>> 160MHz, but the TRM seems to mention that it's 600MHz?
>>
>> Is it expected?
>>
> I am unsure about why the max DPI pixel clock was set to 170MHz for
> videoport bus type DISPC_VP_DPI.
> Bus type DISPC_VP_DPI is used only for tfp410 bridge which can support
> min 6.06ns pixel period (165MHz pixel clk).
> I think the max value however should still be independent to what the
> bridge can support.
> We can look into this issue independent to this series.
>
> Tomi,
> Any comments here..
> There should not be any issue making the max pixel clock for DPI bus
> type 600 MHz as well????
The dispc can output at high frequency, but when it goes to DPI, meaning
a parallel video bus outside the SoC, we move into another domain. And
even if the signals would be ok at the SoC's pins at higher freqs, I'm
sure they would degrade quickly with a cable going to the panel
(Disclaimer: I'm no HW engineer =)). If I had to guess, I'd guess that
200 MHz would still be fine-ish in most cases, but I have hard time
believing that a 300 MHz DPI signal would look valid in an oscilloscope.
With a quick look, the J7 datasheet says "Cycle time, VOUT(x)_PCLK " has
min 6.06 ns. As that's the same as the one you mention for tfp410, and
results in 165MHz, it sounds to me that it's just a safe limit, not any
kind of real limit.
On DRA76, I think the "offical" DPI max was the same, but running with
~210 MHz still worked fine, for the particular pieces of hardware I had.
So... I'd keep it (at least near) the official limit, unless someone has
use cases which require higher frequencies.
Tomi
next prev parent reply other threads:[~2023-09-25 7:58 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-03 8:04 [PATCH v9 0/5] Enable Display for J784S4 and AM69-SK platform Jayesh Choudhary
2023-08-03 8:04 ` [PATCH v9 1/5] arm64: dts: ti: k3-j784s4-main: Add system controller and SERDES lane mux Jayesh Choudhary
2023-08-03 8:04 ` [PATCH v9 2/5] arm64: dts: ti: k3-j784s4-main: Add WIZ and SERDES PHY nodes Jayesh Choudhary
2023-08-03 8:04 ` [PATCH v9 3/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Jayesh Choudhary
2023-08-04 19:33 ` Aradhya Bhatia
2023-08-17 10:54 ` Maxime Ripard
2023-09-25 6:46 ` Jayesh Choudhary
2023-09-25 7:58 ` Tomi Valkeinen [this message]
2023-08-03 8:04 ` [PATCH v9 4/5] arm64: dts: ti: k3-j784s4-evm: Enable DisplayPort-0 Jayesh Choudhary
2023-08-04 19:22 ` Aradhya Bhatia
2023-08-07 12:24 ` Jayesh Choudhary
2023-08-07 12:56 ` Aradhya Bhatia
2023-08-07 15:49 ` Andrew Davis
2023-08-07 18:29 ` Aradhya Bhatia
2023-08-07 18:54 ` Andrew Davis
2023-10-13 5:08 ` Jayesh Choudhary
2023-08-03 8:04 ` [PATCH v9 5/5] arm64: dts: ti: k3-am69-sk: Add DP and HDMI support Jayesh Choudhary
2023-08-04 19:38 ` Aradhya Bhatia
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4ddd4851-1476-ea99-dbca-01813910a0ea@ideasonboard.com \
--to=tomi.valkeinen@ideasonboard.com \
--cc=a-bhatia1@ti.com \
--cc=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=j-choudhary@ti.com \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mripard@kernel.org \
--cc=nm@ti.com \
--cc=r-ravikumar@ti.com \
--cc=robh+dt@kernel.org \
--cc=rogerq@kernel.org \
--cc=s-vadapalli@ti.com \
--cc=sabiya.d@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®