From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754136AbbDTFzm (ORCPT ); Mon, 20 Apr 2015 01:55:42 -0400 Received: from pegase1.c-s.fr ([93.17.236.30]:48468 "EHLO mailhub1.si.c-s.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751459AbbDTFzi (ORCPT ); Mon, 20 Apr 2015 01:55:38 -0400 Message-ID: <553494D8.8000801@c-s.fr> Date: Mon, 20 Apr 2015 07:55:36 +0200 From: leroy christophe User-Agent: Mozilla/5.0 (Windows NT 5.1; rv:31.0) Gecko/20100101 Thunderbird/31.6.0 MIME-Version: 1.0 To: Benjamin Herrenschmidt , Paul Mackerras , Michael Ellerman , scottwood@freescale.com CC: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, Joakim Tjernlund Subject: Re: [PATCH 00/11] powerpc8xx: Further optimisation of TLB handling References: <20150420052622.7EC181A242C@localhost.localdomain> In-Reply-To: <20150420052622.7EC181A242C@localhost.localdomain> Content-Type: text/plain; charset=windows-1252; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Le 20/04/2015 07:26, Christophe Leroy a écrit : > This patchset provides a further optimisation of TLB handling in the 8xx. > Main changes are based on: > - Using processor handling of PGD/PTE Validity bits instead of testing ourselves > the entries validity > - Aligning PGD address to allow direct bit manipulation > - Not saving registers like CR when not needed > > It also adds support to any TASK_SIZE > > Patchset: > 01 - powerpc/8xx: remove remaining unnecessary code in FixupDAR > 02 - powerpc/8xx: remove tests on PGDIR entry validity > 03 - powerpc32: Use kmem_cache memory for PGDIR > 04 - powerpc/8xx: Take benefit of aligned PGDIR > 05 - powerpc/8xx: Optimise access to swapper_pg_dir > 06 - powerpc/8xx: Remove duplicated code in set_context() > 07 - powerpc/8xx: macro for handling CPU15 errata > 08 - powerpc/8xx: Handle CR out of exception PROLOG/EPILOG > 09 - powerpc/8xx: dont save CR in SCRATCH registers > 10 - powerpc/8xx: Use SPRG2 instead of DAR for saving r3 > 11 - powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000 > > All changes have been successfully tested on MPC885 > > Signed-off-by: Christophe Leroy > Tested-by: Christophe Leroy Sorry, forget than one, my finger slipped and I resent a very old one already applied Christophe