From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2430717D2 for ; Mon, 22 Sep 2025 00:03:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758499426; cv=none; b=V19+HIIUdfWR4hS+bMGXSD+b2PBdBLsGvC62UKHPXftgT8C+JF4Rvx3BvSAWm6kHV5qfw0GkN0onpDyONziCGMCQhUwEhuHOl6Ru2dpvHnx6Lb4TBKeN1VRECdt8j0fZPMuk5OTYyzemfrKhAzfWTtfb++h8X/Zr0lW4qixWyMg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758499426; c=relaxed/simple; bh=Vc+qe4oStpGOoYeSI9upVtp+ku6eEr6v6jB1FhStksw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=cKj9sH6QyqPB7RqROM9ue3gVeQyt64WqKOYY+I7gfwVETRjaqnjJVNmMDhcliWoQMwrTofuvmBmksmbJVagXsGRifdIL3yglxV+DC/XdbmWivcrP7wrmnmP1lcE4YUKV425pKiBNNJSKr0Cb/dc4aLVXcqrkc4RKeTj3dtRsQBk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=fvP74Jpx; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="fvP74Jpx" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1758499424; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=BqKU8AOkK2sYZLUnyHJFIE8wA4u3vUpzgORbVfbSXxw=; b=fvP74JpxbQmNo1FWFWCMdszGDxrQqjXZf9hGtyR3JdCWJ7C4aGAQMJi+fqRlk57bJCknjy zHxcQH8OH3FCohUXycdn/+l2L7gxlGpk1oZWNcsrPf1puPgHJ6emb7u7491VgmWXXXv0WK EPH+912XEk04qryV9HeA4y8bh8JTJjo= Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-304-gjBPNjAXMhelp6Ko3Ix_Aw-1; Sun, 21 Sep 2025 20:03:42 -0400 X-MC-Unique: gjBPNjAXMhelp6Ko3Ix_Aw-1 X-Mimecast-MFC-AGG-ID: gjBPNjAXMhelp6Ko3Ix_Aw_1758499422 Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-77dff701fb8so2279826b3a.1 for ; Sun, 21 Sep 2025 17:03:42 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758499422; x=1759104222; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=BqKU8AOkK2sYZLUnyHJFIE8wA4u3vUpzgORbVfbSXxw=; b=sSzUwOwFXyNrcMr8UWCtMfv0iwzHOw1u2wLDyqc716PPR4ZljE09v98WiZuW7+TlQl XlVB0GVtqcV3WJF7YQxQUYmbBrnb935TFRozaTZcA8/Bsi9ho+3p/XwOamYtGKOQoLJH Kawn73bcCY4vVApGO10wWkRnYw660HiwNXsjPqEA9luOcekuTZ+luPtnkw8/rSWKSvXI tbxLgJfBvAJgTAdpUgxEzayN15nI4m93vddjaiGv0nCHFNNy1ovSOrfB7sSvt1dueTnE RnUg8z0GCh/18i6Jm5tpcHiLSSpXjGQZ8LYjDMyCE7XMMxnIcnDYmpKpHNrdCrYjjQid kGpA== X-Forwarded-Encrypted: i=1; AJvYcCWbDkeXXagNAszWfE+tw0CHcWGpQVNR1A5g2BXoMHkfDZfUEtS6fCwiIp/Udo2Dxv+hYse+mRzD3VXS+FU=@vger.kernel.org X-Gm-Message-State: AOJu0YwE3cQ2ZutkQT00Bri+DnMGfzmD4c/VoCXfpKN4K78mscPnMm9p 1+XZu50pcsRzqnVZQUXjpDk/E00LagkmCPZyWqts4oL/3v+bQFLi+0LVyhKSPsQrohPyxXSv8C0 m0hre0GAQHmsVLwc8Kj6enblBleOKl38QBN1zC75nYFeGtaknwknkyWeceZLAdUscbg== X-Gm-Gg: ASbGncvI2oliBRjp4St7dd+rA4h6RDQLx+xd3wsRxO1B9tnEwV8toMIjLSB7bzdCrO0 tBWmNGL+xJAtCLCEyAn1zgRfQowptqWIdck0pvA7R4ksb73etIhShWilUA4pjRPvmYmLTFCc3bd sGtRUxNKnrH23ihUvTDntErgsV4GhFS6lZmI9yV6dxNDjrLp0qb1TkaNLMb1VsNixwGzp0zTBoo HbUnA3g2dSnMEqFosL746tDmLvsAcJuZjp1jZM3DG5dJ88ktSkoWqArGvPG7gC/257a1ylGabqp I04TiMDWk+6O4UG3YdAOWvUGkLRFbbrSX+8acGgfK0X5UbyJiZDZNIV2LOOc3FQQQ6NISVmm/Bi KCup2 X-Received: by 2002:a05:6a00:10c5:b0:77f:2efb:11d5 with SMTP id d2e1a72fcca58-77f2efb19b5mr3965880b3a.1.1758499421865; Sun, 21 Sep 2025 17:03:41 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEV+P3PLtWMFz48LpuCCUOGv1CdGlTH41uj5nbM1D8BAHioMb2Zl8ZXd6r9GdYmEpNm+I3zQw== X-Received: by 2002:a05:6a00:10c5:b0:77f:2efb:11d5 with SMTP id d2e1a72fcca58-77f2efb19b5mr3965847b3a.1.1758499421542; Sun, 21 Sep 2025 17:03:41 -0700 (PDT) Received: from [192.168.68.51] (n175-34-62-5.mrk21.qld.optusnet.com.au. [175.34.62.5]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-77f30749642sm2123356b3a.100.2025.09.21.17.03.33 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sun, 21 Sep 2025 17:03:41 -0700 (PDT) Message-ID: <59d78787-1871-41ba-9a2e-30d1596c021f@redhat.com> Date: Mon, 22 Sep 2025 10:03:32 +1000 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v10 32/43] arm64: RME: Enable PMU support with a realm guest To: Steven Price , kvm@vger.kernel.org, kvmarm@lists.linux.dev Cc: Catalin Marinas , Marc Zyngier , Will Deacon , James Morse , Oliver Upton , Suzuki K Poulose , Zenghui Yu , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Gouly , Alexandru Elisei , Christoffer Dall , Fuad Tabba , linux-coco@lists.linux.dev, Ganapatrao Kulkarni , Shanker Donthineni , Alper Gun , "Aneesh Kumar K . V" , Emi Kisanuki , Vishal Annapurve References: <20250820145606.180644-1-steven.price@arm.com> <20250820145606.180644-33-steven.price@arm.com> Content-Language: en-US From: Gavin Shan In-Reply-To: <20250820145606.180644-33-steven.price@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 8/21/25 12:55 AM, Steven Price wrote: > Use the PMU registers from the RmiRecExit structure to identify when an > overflow interrupt is due and inject it into the guest. Also hook up the > configuration option for enabling the PMU within the guest. > > When entering a realm guest with a PMU interrupt pending, it is > necessary to disable the physical interrupt. Otherwise when the RMM > restores the PMU state the physical interrupt will trigger causing an > immediate exit back to the host. The guest is expected to acknowledge > the interrupt causing a host exit (to update the GIC state) which gives > the opportunity to re-enable the physical interrupt before the next PMU > event. > > Number of PMU counters is configured by the VMM by writing to PMCR.N. > > Signed-off-by: Steven Price > --- > Changes since v2: > * Add a macro kvm_pmu_get_irq_level() to avoid compile issues when PMU > support is disabled. > --- > arch/arm64/kvm/arm.c | 11 +++++++++++ > arch/arm64/kvm/guest.c | 7 +++++++ > arch/arm64/kvm/pmu-emul.c | 3 +++ > arch/arm64/kvm/rme.c | 8 ++++++++ > arch/arm64/kvm/sys_regs.c | 5 +++-- > include/kvm/arm_pmu.h | 4 ++++ > 6 files changed, 36 insertions(+), 2 deletions(-) > Reviewed-by: Gavin Shan