From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33B248248B for ; Sat, 7 Mar 2026 14:30:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772893834; cv=none; b=eBxu1VrxxXn2tWQUnu03gv8wkpco497FQyMGxhyi1crunj9s/Fgz79BtkfBSd8lygkGNj/kAfYyf2ENLZ4mg4+bNXvcsgb3RYoSwUqKzPSRJu8ZI0MHN+pcGw9Et+bA9TOcrUI4y1/8XI5c8i5mSTr9uqY9LzDN2zwOkbsBX3mY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772893834; c=relaxed/simple; bh=Wsaji5daTtrajUtPh6H6XqT4oGz7tAS4CTE1BfAkM6Q=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=c8/HVznQndwWknYcAARNNDVxHSUxz0JVKIRijIGXQtlUSusJdpZONSjGh5GMeYpif6qB7o2lwLNJeKrYIrrcK00od6aD2KBEjDOFRy41LE0UaRJb+eMV+yOCbas8hgk5t16yZXm9DeVmnBX4k+wN/azmaFNRx36xxqYjBGNL+Z4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=pSN96MJh; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="pSN96MJh" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso83831145e9.1 for ; Sat, 07 Mar 2026 06:30:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1772893829; x=1773498629; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=nt8RfuXfLilpcqlvNT92IvW29HEK82voPpFW48omjd4=; b=pSN96MJhMMn8Rv/m/CK3aK+c+rGhQpLixCt3Yv6ugey/12ypxeKVaR9pZCGmmjKkLo i3ko5BWAIuDPcVoHtayawxNfRi29suMRFr4KYyryrR0RNfh6FDnWS+AtgS1YBQGojBcl na0ZgHYPhjC3UaQn5y7NrkyHjkJ4DA/v3rD2MWfDjTUxNdJbtiRIJC9V/yOh2lamlRF4 r+FT+F1EAfK3vSGyCRUadN046v45s7JjDOe4inAZwf9y3mK36lzxGL2/Lw+Kq9M4opLm PR0NvZJkQeXUxVukJ76YIiu143B6fcKTZEIZI6OqarxW580yaJZOUhZaTiMY0p8h0RKG Si4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772893829; x=1773498629; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=nt8RfuXfLilpcqlvNT92IvW29HEK82voPpFW48omjd4=; b=OaZa+y9f5ecrYsnJfApK36OcNPn0BFpFzNgpDJWVOqiHU5nxmBtrHXNH1k96K+3x7O nYCkNII2k9RQCJEVtJB/FaziTTpz62XGxZajc57YeUv14Sg6l5TepNMVuav9OsdQQrKx ooEOtqHuZeI24ChlAFINz9MksfMbb/PQtRoA27uq8capTxa1WGuufJ4wTbyIASkHbQpN Q/A8WJ5tqsSXanXMRPjGIl5OtiFLbXnFuKYTZpUcP61nbZEHHiFNs1PKL976ZJjHZ5RQ 9PN527OH147Lziv3kOyB4LnsTU4bVzybkczrJ8YKBj6oFSCDN9tNFOs0O9CqAIayTt6X sU7A== X-Forwarded-Encrypted: i=1; AJvYcCXvsHE5JTCvcvoFcNKarq/uPXyaGEu6UvFcB4HTjh1vB8ocXHYu1pphiktZRmRcbTXWKiQApHZUKsGCgI4=@vger.kernel.org X-Gm-Message-State: AOJu0YzE07EFtYdThYBgiO/LrhswDOhA5yGKwdvvJptzvKCb//houVrJ nNlsIUUfJcTrgKNvwVRrgcWxXFyMoLvOyW79Nfp4zBSc9NgQkHhdeFyt1MdhH5tD8uo= X-Gm-Gg: ATEYQzyLq5RgaC+0EaAMHplSmZxJG9wUhZJReE+2Vd221h4sGAOGin6nOrjFBk+xubR xo/Mb4+Wz86N128V0en9vO9td21PceZa1OCebgu/xB+LyG9iMqVLU1jSpXOpv3uPlIxWhcFsxkK pt9RRCpmAVsb5Qh/la/k0s80/3X/QQD3vARyk63EClIdWMzZpqS3zQhN2L6TXYe8SqHyu4vpkfw tMWoVgjvGMhjDlR64UPm+k2/AxuYGtPhhtETNE33400mwHC28xL4D9pNaqUVNhyBHMx4KGOliLV /Fr7RDiskfHap6xynfima4w0e+m6jtQmeOk07K50vTFVernY8mQgWOIAb8YARtj0BYu+V0A8/yl Q+kwPtndEe65aS1UikY3BGfw4sfCGUwYzDxQFSUJjJij7nZJh1UYwURHnuBnv8vQLammAQFSqI8 CrBi9hXj+traJEfO4lzI3oh9qRCGEGMHKItT0Jbwp/ X-Received: by 2002:a05:600c:34d3:b0:483:bf23:1915 with SMTP id 5b1f17b1804b1-4852690f5afmr96314755e9.2.1772893829028; Sat, 07 Mar 2026 06:30:29 -0800 (PST) Received: from [192.168.50.4] ([82.78.167.98]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4851fae00absm188167565e9.4.2026.03.07.06.30.27 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 07 Mar 2026 06:30:27 -0800 (PST) Message-ID: <5a983df1-fe80-49ab-a37a-58b6c4989548@tuxon.dev> Date: Sat, 7 Mar 2026 16:30:26 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 1/5] dt-bindings: arm: microchip,sama7g5-chipid : convert to DT schema To: Akhila YS , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Conor Dooley References: <20260227-arm-microchip-v4-0-7e2ae1c5b5d6@gmail.com> <20260227-arm-microchip-v4-1-7e2ae1c5b5d6@gmail.com> Content-Language: en-US From: Claudiu Beznea In-Reply-To: <20260227-arm-microchip-v4-1-7e2ae1c5b5d6@gmail.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Hi, Akhila, On 2/27/26 17:14, Akhila YS wrote: > Convert Atmel system registers binding to YAML format. > > Acked-by: Conor Dooley > Signed-off-by: Akhila YS > --- > .../devicetree/bindings/arm/atmel-sysregs.txt | 5 --- > .../bindings/arm/microchip,sama7g5-chipid.yaml | 41 ++++++++++++++++++++++ > 2 files changed, 41 insertions(+), 5 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > index 5ce54f9befe6..4ee18112586d 100644 > --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt > @@ -1,10 +1,5 @@ > Atmel system registers > > -Chipid required properties: > -- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid" > - "microchip,sama7d65-chipid" > -- reg : Should contain registers location and length > - > PIT Timer required properties: > - compatible: Should be "atmel,at91sam9260-pit" > - reg: Should contain registers location and length > diff --git a/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid.yaml b/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid.yaml > new file mode 100644 > index 000000000000..4fdb068be929 > --- /dev/null > +++ b/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid.yaml > @@ -0,0 +1,41 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/arm/microchip,sama7g5-chipid.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Atmel/Microchip RAMC SDRAM/DDR Controller > + > +maintainers: > + - Nicolas Ferre > + - Claudiu Beznea > + > +description: > + This binding describes the Atmel/Microchip Chip ID register block used > + for SoC identification and revision information. It requires compatible > + strings matching specific SoC families and a reg property defining the > + register address and size. > + > +properties: > + compatible: > + enum: > + - atmel,sama5d2-chipid > + - microchip,sama7g5-chipid > + - microchip,sama7d65-chipid I'll keep this alphanumerically sorted, thus "microchip,sama7d64-chipid" in the middle. I'll adjust it while applying. Other than that: Reviewed-by: Claudiu Beznea > + > + reg: > + maxItems: 1 > + > +required: > + - compatible > + - reg > + > +unevaluatedProperties: false > + > +examples: > + - | > + chipid@fc069000 { > + compatible = "atmel,sama5d2-chipid"; > + reg = <0xfc069000 0x8>; > + }; > +... >