From: "CK Hu (胡俊光)" <ck.hu@mediatek.com>
To: "angelogioacchino.delregno@collabora.com"
<angelogioacchino.delregno@collabora.com>,
"chunkuang.hu@kernel.org" <chunkuang.hu@kernel.org>
Cc: "linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"wenst@chromium.org" <wenst@chromium.org>,
"Jason-JH Lin (林睿祥)" <Jason-JH.Lin@mediatek.com>,
"kernel@collabora.com" <kernel@collabora.com>,
"dri-devel@lists.freedesktop.org"
<dri-devel@lists.freedesktop.org>,
"amergnat@baylibre.com" <amergnat@baylibre.com>,
"ehristev@collabora.com" <ehristev@collabora.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"matthias.bgg@gmail.com" <matthias.bgg@gmail.com>
Subject: Re: [PATCH v10 13/16] drm/mediatek: gamma: Program gamma LUT type for descending or rising
Date: Thu, 12 Oct 2023 01:40:44 +0000 [thread overview]
Message-ID: <5af8290e693c7b5927dd7d12cc9d20ed3d6ebaa7.camel@mediatek.com> (raw)
In-Reply-To: <20230804072850.89365-14-angelogioacchino.delregno@collabora.com>
Hi, Angelo:
On Fri, 2023-08-04 at 09:28 +0200, AngeloGioacchino Del Regno wrote:
> All of the SoCs that don't have dithering control in the gamma IP
> have got a GAMMA_LUT_TYPE bit that tells to the IP if the LUT is
> "descending" (bit set) or "rising" (bit cleared): make sure to set
> it correctly after programming the LUT.
>
> Signed-off-by: AngeloGioacchino Del Regno <
> angelogioacchino.delregno@collabora.com>
> Reviewed-by: Jason-JH.Lin <jason-jh.lin@mediatek.com>
> Reviewed-by: Alexandre Mergnat <amergnat@baylibre.com>
> ---
> drivers/gpu/drm/mediatek/mtk_disp_gamma.c | 20 ++++++++++++++++++++
> 1 file changed, 20 insertions(+)
>
> diff --git a/drivers/gpu/drm/mediatek/mtk_disp_gamma.c
> b/drivers/gpu/drm/mediatek/mtk_disp_gamma.c
> index fbff9f97b737..d9a70238d524 100644
> --- a/drivers/gpu/drm/mediatek/mtk_disp_gamma.c
> +++ b/drivers/gpu/drm/mediatek/mtk_disp_gamma.c
> @@ -22,6 +22,7 @@
> #define GAMMA_RELAY_MODE BIT(0)
> #define GAMMA_LUT_EN BIT(1)
> #define GAMMA_DITHERING BIT(2)
> +#define GAMMA_LUT_TYPE BIT(2)
> #define DISP_GAMMA_SIZE 0x0030
> #define DISP_GAMMA_SIZE_HSIZE GENMASK
> (28, 16)
> #define DISP_GAMMA_SIZE_VSIZE GENMASK
> (12, 0)
> @@ -86,6 +87,17 @@ unsigned int mtk_gamma_get_lut_size(struct device
> *dev)
> return LUT_SIZE_DEFAULT;
> }
>
> +static bool mtk_gamma_lut_is_descending(struct drm_color_lut *lut,
> u32 lut_size)
> +{
> + u64 first, last;
> + int last_entry = lut_size - 1;
> +
> + first = lut[0].red + lut[0].green + lut[0].blue;
> + last = lut[last_entry].red + lut[last_entry].green +
> lut[last_entry].blue;
> +
> + return !!(first > last);
> +}
> +
> /*
> * SoCs supporting 12-bits LUTs are using a new register layout that
> does
> * always support (by HW) both 12-bits and 10-bits LUT but, on
> those, we
> @@ -175,6 +187,14 @@ void mtk_gamma_set(struct device *dev, struct
> drm_crtc_state *state)
> }
> }
>
> + if (!gamma->data->has_dither) {
> + /* Descending or Rising LUT */
> + if (mtk_gamma_lut_is_descending(lut, gamma->data-
> >lut_size - 1))
> + cfg_val |= FIELD_PREP(GAMMA_LUT_TYPE, 1);
Reviewed-by: CK Hu <ck.hu@mediatek.com>
But I'm not sure why not write it more simply as
cfg_val |= GAMMA_LUT_TYPE;
Regards,
CK
> + else
> + cfg_val &= ~GAMMA_LUT_TYPE;
> + }
> +
> /* Enable the gamma table */
> cfg_val |= FIELD_PREP(GAMMA_LUT_EN, 1);
>
next prev parent reply other threads:[~2023-10-12 1:41 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-04 7:28 [PATCH v10 00/16] MediaTek DDP GAMMA - 12-bit LUT support AngeloGioacchino Del Regno
2023-08-04 7:28 ` [PATCH v10 01/16] drm/mediatek: gamma: Adjust mtk_drm_gamma_set_common parameters AngeloGioacchino Del Regno
2023-10-12 7:51 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 02/16] drm/mediatek: gamma: Reduce indentation in mtk_gamma_set_common() AngeloGioacchino Del Regno
2023-10-12 7:48 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 03/16] drm/mediatek: gamma: Support SoC specific LUT size AngeloGioacchino Del Regno
2023-09-18 2:30 ` CK Hu (胡俊光)
2023-09-20 8:08 ` AngeloGioacchino Del Regno
2023-10-12 6:56 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 04/16] drm/mediatek: gamma: Improve and simplify HW LUT calculation AngeloGioacchino Del Regno
2023-10-12 6:45 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 05/16] drm/mediatek: gamma: Enable the Gamma LUT table only after programming AngeloGioacchino Del Regno
2023-10-12 5:17 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 06/16] drm/mediatek: gamma: Use bitfield macros AngeloGioacchino Del Regno
2023-10-12 4:12 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 07/16] drm/mediatek: aal: " AngeloGioacchino Del Regno
2023-10-11 13:18 ` Nícolas F. R. A. Prado
2023-10-12 4:05 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 08/16] drm/mediatek: De-commonize disp_aal/disp_gamma gamma_set functions AngeloGioacchino Del Regno
2023-10-11 16:05 ` Nícolas F. R. A. Prado
2023-10-12 2:22 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 09/16] drm/mediatek: gamma: Support specifying number of bits per LUT component AngeloGioacchino Del Regno
2023-10-12 3:52 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 10/16] drm/mediatek: gamma: Support multi-bank gamma LUT AngeloGioacchino Del Regno
2023-10-12 3:36 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 11/16] drm/mediatek: gamma: Add support for 12-bit LUT and MT8195 AngeloGioacchino Del Regno
2023-08-15 7:57 ` Chen-Yu Tsai
2023-09-14 10:32 ` AngeloGioacchino Del Regno
2023-10-12 3:20 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 12/16] drm/mediatek: gamma: Make sure relay mode is disabled AngeloGioacchino Del Regno
2023-10-12 2:29 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 13/16] drm/mediatek: gamma: Program gamma LUT type for descending or rising AngeloGioacchino Del Regno
2023-10-12 1:40 ` CK Hu (胡俊光) [this message]
2023-08-04 7:28 ` [PATCH v10 14/16] drm/mediatek: aal: Rewrite kerneldoc for struct mtk_disp_aal AngeloGioacchino Del Regno
2023-10-04 6:41 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 15/16] drm/mediatek: gamma: Add kerneldoc for struct mtk_disp_gamma AngeloGioacchino Del Regno
2023-10-04 6:28 ` CK Hu (胡俊光)
2023-08-04 7:28 ` [PATCH v10 16/16] drm/mediatek: aal: Compress of_device_id entries and add sentinel AngeloGioacchino Del Regno
2023-10-04 3:56 ` CK Hu (胡俊光)
2023-10-11 12:03 ` [PATCH v10 00/16] MediaTek DDP GAMMA - 12-bit LUT support AngeloGioacchino Del Regno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5af8290e693c7b5927dd7d12cc9d20ed3d6ebaa7.camel@mediatek.com \
--to=ck.hu@mediatek.com \
--cc=Jason-JH.Lin@mediatek.com \
--cc=amergnat@baylibre.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunkuang.hu@kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=ehristev@collabora.com \
--cc=kernel@collabora.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®