From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 55C0529E0FF for ; Thu, 4 Sep 2025 07:55:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756972546; cv=none; b=G/SNsFWCcKuSgArqbAt2v3XQya5ll+CoFrbV5Ln9rFx3OA1jyb0YvYv/S7p3qH/n2jJk2Hq/wN2uFcxSNbMC+0zUXlRUOQGbcXOjZ6t5p67rWK392Gfu7MojGt6qgItLjmOngQkTMnleW5r5L5iG2F2bdnd5MIqCE3QV1o3NiF0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756972546; c=relaxed/simple; bh=GjGpCzyPiuSjGPyb9UPenD9KpTrvGljLZW3AXFjK5D8=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=DaA8EHezvBK5joiluAcHQwbCawSFa4fpkUvg4x9MDOgSpxzyNABJLvYxYuF97UxBoFe4qPCW2jtAMiWpOp5w1+WQxFH92M/2MR97x52acTAz8zK61cvxqcUDKPvKk056FG8HAhov3R3UmuUA6OTBrm25vMZI29MPM0vT5C5kdlE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oDkYR0fy; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oDkYR0fy" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5840YXJN005254 for ; Thu, 4 Sep 2025 07:55:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= S6U8740q6b2q81UoWm1W0NI1456v8vFqKf/K5+7yws4=; b=oDkYR0fyAbdu0PrJ fAYQQGXB0VUxKHrsagJNiSy/tt+ErCQ8yfOIVDjnblYluOB1sQJBblFPh1pyTObl 3+At74nYyQhEEgwB9By+cVSduKCGTj6kb1njHoPNCysCXEJB28ieSQz0Rtxy8uhW HLYaLvSjRqEl20JIgZWADRG7+KFou5LHZdK5wBUrWQkm/qO+ij6hUtT0S60rf6dc 9jX55d+892YNfT09egIRDIXFqoJTYUBbUMAegf5qhaADvq06bWs3qNQevmzrdEGu MUdGb/3PS11r+y7rXlzD/mpRrlxgvXp0AkYy1DTWz3rXZ5H6Nbycwg92e/z8DQor isYrhQ== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48urmjpmuf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 04 Sep 2025 07:55:44 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-b4fba5799c7so916123a12.0 for ; Thu, 04 Sep 2025 00:55:43 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756972542; x=1757577342; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=S6U8740q6b2q81UoWm1W0NI1456v8vFqKf/K5+7yws4=; b=iGDwgOTSEu8BHZQW+OeQdfr1KA0wTzshImhnI8bKlAZMfthIIWDV3wu6aC8LBw27Zc /8fVqA/SZod2pC7FkudwQoBi6jW4miV+AOv4/3LPymi/6KdRkdbq+oyThyQ3kxHXd6Vd SnVXfICp/0YbtF/tfxQfROp/0Lcn0xgqAKNzxC+WxqLdGfBRy+ciloAxWoA5pDVnRvBS s0ElThUZgv+vHw9Jz5jvTvE0e9tg+GzmxWTl1AtLC2YHKu2RcMGKT+peG2NAybX28ZFA LcZXmUxwl8Llp1JS46lmlikvAzsufE7aPPx7oBhtYLJEisYjTcK4WPpievKdsJ2eLeLJ AxBw== X-Forwarded-Encrypted: i=1; AJvYcCWz75ThaOrtIKRSktB3ArTF+aIgY5+jwt0ZUJrJOTHo60ehvUxiUhEAo+Ceap1JZA5LhAKrnf6jb2PLPS0=@vger.kernel.org X-Gm-Message-State: AOJu0YwuL9BtwWRUuSlakfjOuAMWf0LrTg37Uqi+cLxqJdPc2ygsdZTT Pp2Mlnqpjbiib7NKRAp9L1e2C4KE22s1rerNnsN4Sn8/uWvHyEfAE6TiRM6fC6x+Vbl0WlwpRch Vr8geN47XV5Ch/0G5bLr86rTcjgwCy4UEbtFcpjyOnH3/mRGkCDiTlmi2nzo00en+pPA= X-Gm-Gg: ASbGnct6Esz/YmogRY9e2XwICx3jsQRqtzWCPYZRy1FJUcYR2hRfJViBNCfCAZnn87F cZoxfJ/wMX2mjywgcXIULJuDBistfrP296ZtcqOehYZLb16eMdN1gMqwLCQh8o+1TvtIh+RY72N v/cOPp3lY4keP6WbwV6484uSaD1N/IhPcgThsLJO6aeLfQR6VGUnyOmFeGGrsn40tFDaLI3KR9c NQlFdmsUrQ2J7tQGVXKJT4fM2o/KM3906WO9WTT51DbQh6Bu4wY2ThWDPaaes5iioHl/JIqpOQx RjG1vB9I7QIpEMRy8IYTCaQWowosHLcl8cFVWIoq/sIlh8aDGUeWwDDKrrFTvdM8OSiSxtSnvz9 dxChRivzPTzseK+XV+5++ssTEmBTO5w== X-Received: by 2002:a05:6a20:7d9d:b0:243:b7af:b3ed with SMTP id adf61e73a8af0-243d6f8a47cmr24533906637.60.1756972541775; Thu, 04 Sep 2025 00:55:41 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEArKzYsjq88Az+VJss/WDpiv91njmABsN0YRt6Ut7vvdTj1OjZ5gqoJ6hpHtCKjVIZrEQwtw== X-Received: by 2002:a05:6a20:7d9d:b0:243:b7af:b3ed with SMTP id adf61e73a8af0-243d6f8a47cmr24533858637.60.1756972541193; Thu, 04 Sep 2025 00:55:41 -0700 (PDT) Received: from [10.133.33.41] (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-32b4e27902dsm5386315a91.12.2025.09.04.00.55.35 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 04 Sep 2025 00:55:40 -0700 (PDT) Message-ID: <5bc0203c-21a1-4948-96ff-8eae844bfb93@oss.qualcomm.com> Date: Thu, 4 Sep 2025 15:55:33 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v11 0/6] Display enablement changes for Qualcomm QCS8300 platform To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Dmitry Baryshkov References: <20250904-qcs8300_mdss-v11-0-bc8761964d76@oss.qualcomm.com> Content-Language: en-US From: Yongxing Mou In-Reply-To: <20250904-qcs8300_mdss-v11-0-bc8761964d76@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Authority-Analysis: v=2.4 cv=OemYDgTY c=1 sm=1 tr=0 ts=68b94600 cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=0Mr4oj-IvmkEL2bjxJwA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: 88VkxzEJJ9cGVBRBbLGeAbXFpHMS_7fc X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODMwMDAyNCBTYWx0ZWRfXxQMzhSzu9DxL ylmWu3T+Mx+6be7rR8wpkxABAzckMRwvfuJ7Sh2oCaDazj8kUS1UbDkhaoHX+ROJhARi/ogVTWL trEqHTrduz2u97cNAabVDy+aVbqNp1efLVM2xY92qg+9nJVoN0z2JmfOfOvff3nammgH+/QPL/V xUa8Q+XH0f5FUPrqLV7cQXxAYomxh1eFBxfy942ioP25P8qlg8Qy4o6owwrFYaj9KX2eiVTLQGs owtParx9i/ICscsUrOisInD8ZHi7bFhOblBGGGBNcpPebs2vxZBcjvjZwfNJ98Jxr/TCUj3uY0p z6dTXfElZXt1WNImKjZ3QB9JTAwXhjdJ6LHYG5WFzdecScWShOx1WME9b0DJGf2zQPJuNnJj5dv GPc/iulP X-Proofpoint-ORIG-GUID: 88VkxzEJJ9cGVBRBbLGeAbXFpHMS_7fc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-04_02,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 spamscore=0 bulkscore=0 priorityscore=1501 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508300024 On 9/4/2025 3:22 PM, Yongxing Mou wrote: > This series introduces support to enable the Mobile Display Subsystem (MDSS) > , Display Processing Unit (DPU), DisplayPort controller for the Qualcomm > QCS8300 target. It includes the addition of the hardware catalog, compatible > string, and their YAML bindings. > > Signed-off-by: Yongxing Mou > --- > Changes in v11: Fixed review comments from Dmitry. > - Rebase to MST bindings V8. > - Update the clocks-name for QCS8300 in dp-controller. > - Link to v10: https://lore.kernel.org/r/20250901-qcs8300_mdss-v10-0-87cab7e48479@oss.qualcomm.com > > Changes in v10: > - Rebase to MST bindings V7. > - Update the P2/P3/MST2LINK/MST3LINK regions in MDSS yaml. > - Link to v9: https://lore.kernel.org/r/20250825-qcs8300_mdss-v9-0-ebda1de80ca0@oss.qualcomm.com > > Changes in v9: Fixed review comments from Dmitry. > - Updated the description of dp-controller DT binding. > - Add new clause only work for QCS8300(one DP controller with 4 streams). > - Link to v8: https://lore.kernel.org/r/20250821-qcs8300_mdss-v8-0-e9be853938f9@oss.qualcomm.com > > Changes in v8: Fixed review comments from Krzysztof, Dmitry. > - Fixed incorrect description for dp-controller in driver/dt-binding.[Krzysztof][Dmitry] > - Fixed incorrect description for ubwc change.[Dmitry] > - Link to v7: https://lore.kernel.org/r/20250819-qcs8300_mdss-v7-0-49775ef134f4@oss.qualcomm.com > > Changes in v7: Fixed review comments from Dmitry. > - Rebase to next-20250818 and 4 pixel stream series V6. > - Add more description for the dp-controller dt-bingding change.[Dmitry] > - Reorder the MDSS change and UBWC change.[Dmitry] > - Switch to the OSS email. > - Link to v6: https://lore.kernel.org/r/20250806-mdssdt_qcs8300-v6-0-dbc17a8b86af@quicinc.com > > Changes in v6: Fixed review comments from Konrad, Dmitry. > - Rewrite commit msg in dp-controller dt-binding change.[Dmitry] > - Optimize the description in MDSS dt-binding.[Dmitry] > - Pass the sc8280xp_data as fallback in the UBWC change.[Konrad] > - Add the DP controller driver change. > - Link to v5: https://lore.kernel.org/r/20250730-mdssdt_qcs8300-v5-0-bc8ea35bbed6@quicinc.com > > Changes in v5:Fixed review comments from Krzysztof, Dmitry. > - Rebase to next-20250717. > - Change DP compatible to qcs8300-dp due to add 4 streams support. > - Add QCS8300 UBWC config change due to rebase. > - Add 4 streams clk and phy in the mdss yaml. > - Link to v4: https://lore.kernel.org/r/20250120-mdssdt_qcs8300-v4-0-1687e7842125@quicinc.com > > Changes in v4:Fixed review comments from Krzysztof, Dmitry. > - Use the common style for the dt-bindings commits.[Dmitry] > - Update the commits msg for the mdss binding patch, explain why they > reuse different platform drivers.[Krzysztof] > - Link to v3: https://lore.kernel.org/r/20250113-mdssdt_qcs8300-v3-0-6c8e93459600@quicinc.com > > Changes in v3:Fixed review comments from Krzysztof, Dmitry. > - Fix the missing space issue in commit message.[Krzysztof] > - Separate the patch for the phy from this series.[Dmitry] > - Remove unused dependencies and update in the cover letter.[Dmitry][Krzysztof] > - Link to v2: https://lore.kernel.org/r/20241226-mdssdt_qcs8300-v2-0-acba0db533ce@quicinc.com > > Changes in v2:Fixed review comments from Krzysztof, Dmitry, Rob. > - Decouple the devicetree changes from this series.[Dmitry][Krzysztof] > - Drop the dpu driver changes and reuse SA8775P DPU driver.[Dmitry] > - Fix compilation issues in MDSS bindings.[Rob][Krzysztof] > - Correct formatting errors and remove unnecessary status in MDSS > bindings.[Krzysztof] > - Add the the necessary information in MDSS changes commit msg.[Dmitry] > - Rebase MDSS driver changes to https://lore.kernel.org/dri-devel/ > 20241127-msm-mdss-ubwc-v3-0-9782a7c2b023@linaro.org/.[Dmitry] > - Package the DisplayPort controller and eDP PHY bindings document to > this patch series. > - Collecting MDSS changes reviewd-by Dmitry. > - Reuse the sa8775p eDP PHY as a fallback compat.[Dmitry] > - Reuse the sm8650 DP controller as a fallback compat.[Dmitry] > - Link to v1: https://lore.kernel.org/r/20241127-mdss_qcs8300-v1-0-29b2c3ee95b8@quicinc.com > --- > This series depend on 4 pixel streams dt-binding series: > https://lore.kernel.org/all/20250903-dp_mst_bindings-v8-0-7526f0311eaa@oss.qualcomm.com/ > > and separate eDP PHY binding: > https://lore.kernel.org/all/20250730072725.1433360-1-quic_yongmou@quicinc.com/ > > --- > Yongxing Mou (6): > dt-bindings: display/msm: Document the DPU for QCS8300 > dt-bindings: display/msm: dp-controller: document QCS8300 compatible > dt-bindings: display/msm: Document MDSS on QCS8300 > soc: qcom: ubwc: Add QCS8300 UBWC cfg > drm/msm: mdss: Add QCS8300 support > drm/msm/dp: Add DisplayPort controller for QCS8300 > > .../bindings/display/msm/dp-controller.yaml | 22 ++ > .../bindings/display/msm/qcom,qcs8300-mdss.yaml | 286 +++++++++++++++++++++ > .../bindings/display/msm/qcom,sm8650-dpu.yaml | 15 +- > drivers/gpu/drm/msm/dp/dp_display.c | 1 + > drivers/gpu/drm/msm/msm_mdss.c | 1 + > drivers/soc/qcom/ubwc_config.c | 1 + > 6 files changed, 321 insertions(+), 5 deletions(-) > --- > base-commit: 3ac864c2d9bb8608ee236e89bf561811613abfce > change-id: 20250818-qcs8300_mdss-a363f0d0ba0b > prerequisite-message-id: <20250903-dp_mst_bindings-v8-0-7526f0311eaa@oss.qualcomm.com> > prerequisite-patch-id: ffeeb0739a4b3d310912f4bb6c0bd17802818879 > prerequisite-patch-id: cdc3f4515ab23a8b2ce719bbdbcb56043803d03f > prerequisite-patch-id: 048b11765f49af4a728db1525fef1eb8ad48bf88 > prerequisite-patch-id: f0f92109d1bfffa6a1142f2aaecbd72a29b858c0 > prerequisite-patch-id: a8185cf3ddd85b9058691500b8dc0c57c8226e97 > prerequisite-patch-id: a389a2e4eca44bf62bb2c861c96596368be7a021 > prerequisite-patch-id: 09ec7f51de0a65c68c2c781750177017f32747ba > prerequisite-patch-id: f76ab0ae189df14acc851fa52f8f8e8faed9a505 > prerequisite-patch-id: 983fc8a7bea459505c5b27db1a1ef7581936555c > prerequisite-message-id: <20250730072725.1433360-1-quic_yongmou@quicinc.com> > prerequisite-patch-id: 2ea89bba3c9c6ba37250ebd947c1d4acedc78a5d > > Best regards, Hi, maintainers: sorry for the inconvenience caused. This series is missing patch 5 and patch 6 due to network issues. May I resend it? The missed two changes are identical to V10.