From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A4861331235 for ; Tue, 11 Nov 2025 14:51:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762872662; cv=none; b=IqSBqPts8w9nkSd+7+tQ9ZK0ntlO4p4YV+orv2FpRoyi31B55xfbAPnWnbb1vo3HK9Bvk5XdC/Bo7f1nyVj/XIpMj51H6nAzmipR/iUNB0otUbUTmTNxu4pj0c8YKmlNtK730L7Yis4HuX6IYecoeYjFPGWvsEJjjYNCLQLTkN8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762872662; c=relaxed/simple; bh=/DjHAnZy4MYKYeTjY29Wdb3h/RmMQ58/dPEUxj/w2VQ=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=tZlKRVuefgWLke1q4toP5iYCRZckObupPX/efIAoaauHOCSkKwHbOLLH/FuBDcrp9Y8VpJjDlxaS+9f687i8p1rk9ucrYlFfZx1Ye/3zKYMdLdnYb81T/T3I3EtYW35SQJpMpIFCObbVsq5Mt0fuiLoLzmGphkl/exCL/L55iK0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QWUrGr+k; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=htdqpTPJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QWUrGr+k"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="htdqpTPJ" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5ABBH1UX2029211 for ; Tue, 11 Nov 2025 14:51:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VQKfOoNTKGaeq2MEhQshMbwKg2l1HZ5ShY4DsqQAqqc=; b=QWUrGr+kybBXpAqZ eVFNu7En4AnnweMfH0ZrlAKNOIic0TGodp3EwaWpsweDNv8p6nvuCr2+OMNuoi4S UDbyqqWNpC7buLR2zqI0WZtdLTnINWPYwCE+KroPuQvc1E3UOOxPGfPQhGERM0eB gFvvj0O1hiuPyFi6v8BTeejolbBVamqusa/i5b14m2NWYGO6UAm0mcjn5+QQPWLG BBDOVmx8Ihi3BBO8ZVUGnHEAwSKEZ+IGxfd2u6As4IH/wcTMV3o5mL3bVwwA2OEG uA1B5gpDOluLxJaQqqj40x/lgsoUaYzyc3w95onaLmBSbqwREosztjQRdi8SgCWa QN+GNw== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4abxqw1kab-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 11 Nov 2025 14:50:58 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-297dabf9fd0so39192525ad.0 for ; Tue, 11 Nov 2025 06:50:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1762872658; x=1763477458; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=VQKfOoNTKGaeq2MEhQshMbwKg2l1HZ5ShY4DsqQAqqc=; b=htdqpTPJGQvUnEGfbjzuaPrCSozt/d2Hg3dEUngvfYPZ14qInWcvOEZYFi21U5K+Cu P5pVBp4FOWteUwckDvExa0JKeFrC8fWjeLgJYjDEejWkRqhcyof4lf6+kItql0Yz5D0E pbzVWtYRgCOwHIGXlCKhMuwn0Emqu2oNoZXlqZcWOuNY2EKfeAQ2g7Zje3UT6bF8IKCR qjzDc8Qn3fmrEYpKmVhc84rY3MnLMcIYGwo9KiICcWuM3aNZ94xtcV5L2DMrGW9wC8aN eVE6CcIv4fSus0Jwp7/oQwSl9VSBnIwB0t1+8UXzM3NXpCHJvEjrnLNTuntB1ZTOs2lm f/IQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762872658; x=1763477458; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=VQKfOoNTKGaeq2MEhQshMbwKg2l1HZ5ShY4DsqQAqqc=; b=LSLGpfSm+0KQO88GR0PxYtzqX1dgH78CMBmC+3kUgm78sgkoaAK8htiRIvGwiLehex 4WJj99dIfFZmPhGQHlZM7jYFVgI6x5LyA/e/hajO/gd821ne6YCEsXD9lNDBOV6eKX6L KVMjZA9hG7SQxNp8i2q72yW7rTmuMR/9Oi31jcrk0H6pumav6B5idFlC5B/3miA4F9TP EEY/h2NPSVLR9/eGLAhI9YoLGc3hOd2zeYrsxIF+DU8J7oNgYMKzb7qfeFXdROIT/766 WduUTPlYdVuAjKOTM2fLkkaNtfSy60nKyjB8/jTzadYwC86i7rKcNd8Slq6XwJusLCrP +mJw== X-Forwarded-Encrypted: i=1; AJvYcCWME526P60Zz8uCcS3zisknnayussAWe/2Jw83Ei5P6eaCciog0mcywrIy5OpzE/3Y823CU1zwz8lCcqOk=@vger.kernel.org X-Gm-Message-State: AOJu0YwU4W0TkK7solusTWDD4bH9Fajq8ZVaNMiCeOeFehnSU6CUwqZY sjKzLio7q8Znj7lZOLKob9YBFmekZ3ae9jQRpBReQyiO2kwZqss1SAPlMWP1tFTxg4Qym4qAK9n 3YWiFRu9HQ7jO9wY7EdII8rzeowIgshbDnf7SC5NT6I94wr6fdxWw1b+C2H61hYV+mWg= X-Gm-Gg: ASbGnctvFRr9wNerMANXl0tPASkZnTt7tzJuDnsD2BdZM+dLtq3BuJ8i3Ke95SfYAcO XraIlZPPTibl5cEni+9Juo5PHU8qahkt6QEVeTTGw02DRIBRw8oIJkK1wKLci0JJDjpBIswgs4/ fzObBuKmpy/OJ+yx/prSbEILoualVJvJpLUoCYVpcCjVMFRYVWA+6UBOTLucPsaBCchE/VBAhNb Ud6569UMdDmzTUwJxrGqWk/kdZu9RUftzuImg1Be7DBgk1ESW3FjnzSI7wMc+sqXwW709hMzCKb hUldwmZhjvJhy/bow7se11VJSa+Xs3Q7jb1kazOQtbbktk4QNHGukwrA5T4nCzte4lCy7LnszsC 3IuLyfK4pQCBIt9eFK7gxUXJALM73Gg9Y X-Received: by 2002:a17:902:f791:b0:295:9e4e:4090 with SMTP id d9443c01a7336-297e5712c4amr144629125ad.52.1762872658248; Tue, 11 Nov 2025 06:50:58 -0800 (PST) X-Google-Smtp-Source: AGHT+IHeUjej48jQjUKrbDfpu/j0dgTD8cgD0cCmhW/5bvBfjdYMThBsF6L1pVJDVnEci/p3XVNrpg== X-Received: by 2002:a17:902:f791:b0:295:9e4e:4090 with SMTP id d9443c01a7336-297e5712c4amr144628625ad.52.1762872657520; Tue, 11 Nov 2025 06:50:57 -0800 (PST) Received: from [10.92.180.19] ([202.46.23.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7b0cc179e7esm15787230b3a.46.2025.11.11.06.50.46 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 11 Nov 2025 06:50:57 -0800 (PST) Message-ID: <5c83c9a1-e123-95bb-1434-588ee8c52b25@oss.qualcomm.com> Date: Tue, 11 Nov 2025 20:20:43 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.5.1 Subject: Re: [PATCH v17 03/12] power: reset: reboot-mode: Add support for 64 bit magic Content-Language: en-US To: Bjorn Andersson Cc: Mukesh Ojha , Bartosz Golaszewski , Sebastian Reichel , Rob Herring , Sudeep Holla , Souvik Chakravarty , Krzysztof Kozlowski , Conor Dooley , Andy Yan , Mark Rutland , Lorenzo Pieralisi , Arnd Bergmann , Konrad Dybcio , cros-qcom-dts-watchers@chromium.org, Vinod Koul , Catalin Marinas , Will Deacon , Florian Fainelli , Moritz Fischer , John Stultz , Matthias Brugger , Krzysztof Kozlowski , Dmitry Baryshkov , Stephen Boyd , Andre Draszik , Kathiravan Thirumoorthy , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, Elliot Berman , Xin Liu , Srinivas Kandagatla , Umang Chheda , Nirmesh Kumar Singh References: <20251109-arm-psci-system_reset2-vendor-reboots-v17-0-46e085bca4cc@oss.qualcomm.com> <20251109-arm-psci-system_reset2-vendor-reboots-v17-3-46e085bca4cc@oss.qualcomm.com> <20251110134529.uljjqzb3vhda3vya@hu-mojha-hyd.qualcomm.com> <681a72ba-d8fb-bfc2-d2bb-d80ac667bc5c@oss.qualcomm.com> From: Shivendra Pratap In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTExMDExOSBTYWx0ZWRfX0DI9sSspcXEC oPXgowJHdSngg14eeQ0zyoBdMeEybshS3DttyPxEwQFqJS3c9Az6iD4L/ZSUxICvdlDatFy1qAp ktZ8nBM1168dqDPqb+hNu5seeWcHZ4hf4OeUdz6LXMHw4e+ppq9eesMNzHq057ajcJXv3g2f40u NKPy+bhRxPrGu368qGLe2aMX35gO/UBEo3gp3qP3NeZ95vC+qZjl8kT4lgthBeWu8EzOTQpqmB9 37cQs+3Z3qRsZ/f2MkX048t1nFDLNxawOLeRk7546ID56MmpBNqthiExUEfSC6nCqJ5kVP03P9i Ht45GMh9p7wtJvuLfQHlV90gHf9swtxHDgwr8AAkm1XH5Wqmm/8kPJMj7YzEO+L0PC3vVLNBSPL sF3jqE5USLnIhkSC/v+J3RoNoY0LjA== X-Proofpoint-GUID: RZssbhl8S1wpl-TnzcDCWCA6Qyi64G0n X-Proofpoint-ORIG-GUID: RZssbhl8S1wpl-TnzcDCWCA6Qyi64G0n X-Authority-Analysis: v=2.4 cv=CeIFJbrl c=1 sm=1 tr=0 ts=69134d52 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=j4ogTh8yFefVWWEFDRgCtg==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=WYJ1fy7EX9OiPUot37EA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-11_02,2025-11-11_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 lowpriorityscore=0 bulkscore=0 impostorscore=0 clxscore=1015 phishscore=0 malwarescore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511110119 On 11/11/2025 12:03 AM, Bjorn Andersson wrote: > On Mon, Nov 10, 2025 at 11:22:40PM +0530, Shivendra Pratap wrote: >> >> >> On 11/10/2025 10:00 PM, Bjorn Andersson wrote: >>> On Mon, Nov 10, 2025 at 07:15:29PM +0530, Mukesh Ojha wrote: >>>> On Sun, Nov 09, 2025 at 08:07:16PM +0530, Shivendra Pratap wrote: >>>>> Current reboot-mode supports a single 32-bit argument for any >>>>> supported mode. Some reboot-mode based drivers may require >>>>> passing two independent 32-bit arguments during a reboot >>>>> sequence, for uses-cases, where a mode requires an additional >>>>> argument. Such drivers may not be able to use the reboot-mode >>>>> driver. For example, ARM PSCI vendor-specific resets, need two >>>>> arguments for its operation – reset_type and cookie, to complete >>>>> the reset operation. If a driver wants to implement this >>>>> firmware-based reset, it cannot use reboot-mode framework. >>>>> >>>>> Introduce 64-bit magic values in reboot-mode driver to >>>>> accommodate dual 32-bit arguments when specified via device tree. >>>>> In cases, where no second argument is passed from device tree, >>>>> keep the upper 32-bit of magic un-changed(0) to maintain backward >>>>> compatibility. >>>>> >>>>> Update the current drivers using reboot-mode for a 64-bit magic >>>>> value. >> >> [SNIP..] >> >>>>> + if (magic > U32_MAX) >>>>> + return -EINVAL; >>>>> + >>>>> + magic_32 = magic; >>>>> + >>>>> syscon_rbm = container_of(reboot, struct syscon_reboot_mode, reboot); >>>>> >>>>> ret = regmap_update_bits(syscon_rbm->map, syscon_rbm->offset, >>>>> - syscon_rbm->mask, magic); >>>>> + syscon_rbm->mask, magic_32); >>> >>> As above, if we're no longer silently discarding bits, I think we should >>> compare the magic against syscon_rbm->mask. >>> >>> No need for a local variable, just type cast after checking the validity. >> >> Trying to summarize below why we added these check- >> >> the patch in v11 used typecasting and did not have any of these checks(link below): >> https://lore.kernel.org/all/20250717-arm-psci-system_reset2-vendor-reboots-v11-2-df3e2b2183c3@oss.qualcomm.com/ >> >> As per below upstream review, type cast was removed and bound checks were added all-over patchset: >> "As a general rule of thumb, code with casts is poor quality code. Try >> to write the code without casts." - >> https://lore.kernel.org/all/8d4a42b6-657f-4c30-8e25-4213d8d53a89@lunn.ch/ >> >> We can revert to the typecast way. Please suggest. >> > > Okay, I'm okay with Andrew's original request, stick to that for the > nvmem case. Although I don't fancy the name "magic_32", and would prefer > that you just call it "value" or something. sure will make it proper wherever applicable. > > > For pon and syscon however, I'm wondering why you have ignored Andrew's > other request from that same email: > > """ > You might be able to go further, and validate that magic actually fits > into the field when you consider the << pon->reason_shift. > """ > > Writing "if (magic > U32_MAX)" in a snippet of code where magic isn't > allowed to be more than either 32 or 64 is misleading. > > For syscon, it's true that the parameter is an unsigned long, but the > actual limit better be based on syscon_rbm->mask. May be i was not able to interpret it correctly. Basically tried to make sure that magic that now coming in a "u64 magic" should be passed ahead only it its a 32 bit value. So should i get rid of the checks done here for syscon and pon? thanks, Shivendra