From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC26213D539 for ; Wed, 7 Jan 2026 14:49:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767797357; cv=none; b=tDUWL96FVbBL95Y7WK8fc/B/SCCwh7wAsgqzHy2YeEAKug08o1rM5QRGuLfZb8muktDU4VW4SSJ3/Jsb8IpyoWWnUJWnOcjIMcxYAs6cF44c4W52i8ajt+z07xWZMhxd8kxJSiMAyWdhPakwwDGEhstLK/smCiwaNvd4LTPyx7M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767797357; c=relaxed/simple; bh=OfBOw+zvnXh+fRBNf7KvpQ50xt+kI6/6pjV+rCaiu1A=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=LCnsux6CSpmiB694zS+ytK80ar8Y2nMl0zzfpEcoWsKOF+mTFRcv5B5WeSlp3EG0ic3jZP5Il7Kqu0syaw8tBqAp25UYqlM/821vITxTdlgjdScgcfKmBoOPBDvmtQIz5CrIurI68UeP9qjvEEZ4M5SCpZzTRwlqm9NTQZmq+RE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OJonxOTB; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OJonxOTB" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4779cc419b2so19214785e9.3 for ; Wed, 07 Jan 2026 06:49:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1767797354; x=1768402154; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=peT8hDVe1vV9CvEJKFFERAFarbRQwnMnwY5d7hImP38=; b=OJonxOTBOVvsRGrhOfXmogjOPnb6wr3lvAdvm/LCYNMqyjiADVIPb41OtxpdIpriyf IeIK8OQZ0IOvPxTDGW5wh4Mdhp6zesh9qul+BOxEKybpntA6c3so6ZcHZsjTVHuySpT6 eeqD+5YgdIy1NEg3WG8/mIM3M8RFmKvdTMGdgCEgSBWRI6ifT1Lpz9W6cNmaRMWHpVF2 Spb9YEafC2sOqtlQ7fvQHVIUpN5TJkc/iAh8Dtqokmf3Ti5xR3Ii8gbbhOf+RQW/Ysi9 0WVrXhYliOKlYTf/icPwcAKsw73n9m5VfqnQHqTqwQxbM6N1wTzQViTVZTmzfRf1dAQP y71w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1767797354; x=1768402154; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=peT8hDVe1vV9CvEJKFFERAFarbRQwnMnwY5d7hImP38=; b=Z+QoNKp9YlBowxuL3Ez+VdXYI3o1TOVuesiKksV+PBPMxWszKw9b9sPj3z8id39CMo yRrk+B22Tz34fFhGelZCsipH6Mrh6fv7zQ3COp98teTzG51S6Of5Ds5tOMwFPCv+QUH4 KL0L2u9ixfK+ZNfFas4Muth+oZYGxDUeyDAcpU4ugXMa/2N1EfYu9I40+rCAFF296BaO 9M23zUSfKJJbN0zna8ZzadKF14ZoD21+s4obl54WoCsyrxFgZ/pwHlkthTHBDbC2QPsZ 1plcS+tT6gnvv77mVyycbl9M2L+Z4fUlQDR8+pP3yUc7ssS0eyUIED7bV5gyI6+5f5Az RDqg== X-Forwarded-Encrypted: i=1; AJvYcCVQrvPEDWLsf1qIReBQoTKs6O1tYgM7FKdulRRIkAtM0PnoLYlRLoG45evmqfVlAi7IkoCKYddZEX4tj5o=@vger.kernel.org X-Gm-Message-State: AOJu0YxZnyZuzXk67fJxA4SX3/dXCJ7qYqL5dmZ1u9PPz0vdDWsKK8Is CfBwUf7YooqvwqwDfKDToS3r7b74ALNcxVWi6JieGv+9xA0Uq9NOw4KY X-Gm-Gg: AY/fxX4Wd1TrlBsP9jyMwMKyQM6rzHTQ3I6gkphU/SQ26qzyNdS/zJ4Va1/vm3QTZnN S2WOqzdSGnnT14D/6VQRSQNKcIX8CSuPbLCWNkNqcgRIIqwVEGo8agFRU4+llN1dlSo/C56/qKb AU5A+AJw9zM8oEcoGhYMP/fmU2ab/R+kDq5sVj9+38aJjkbYtZQKc1ABYCv3M/jzMyQlpqs1Jwb TO/+6e4LCjXt4F/hM+bY2C0r2EnaJ70+p4F7mqwa5OJyve7bntFI7EaQTrsM/i4yRGG/PLDxlF8 nrqyXtt/VP+pR52PF4cYqDPjR2r4vI2LnXUt7vkSqx1SzrBT9ZcApFdPe+FR1htTUo+qHOEaPD6 2cMMhjiRVm4b58/+NbzIjVJnnI/imAafbvPtaOmc5MnMT7Jmf3uMwAAqauRNout1t+vBNU8cybF k9lXpvQBlvr3yby0e4XV5EcIA1heOO2H9qpfvniKNjzVYemttIP9YjFzi77shrMkmxaDg= X-Google-Smtp-Source: AGHT+IHuQgPCjwiilqr6hyBHN1HkSgQVZ6NN3lKXSTWrISePYNQxZTvkk1unNl5fT/qHKyALjSw5Og== X-Received: by 2002:a05:600c:4e13:b0:47d:25ac:3a94 with SMTP id 5b1f17b1804b1-47d84b32f30mr35819795e9.17.1767797354005; Wed, 07 Jan 2026 06:49:14 -0800 (PST) Received: from 0.1.2.1.2.0.a.2.dynamic.cust.swisscom.net ([2a02:1210:8642:2b00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47d7f418538sm99516175e9.5.2026.01.07.06.49.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Jan 2026 06:49:13 -0800 (PST) Message-ID: <5e116c9089bfa8d645eb044090a75523758c6743.camel@gmail.com> Subject: Re: [PATCH] arm64: dts: ti: k3-am62a7-sk: Disable mmc Schmitt Trigger From: Alexander Sverdlin To: "Markus Schneider-Pargmann (TI.com)" , Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Vishal Mahaveer , Kevin Hilman , Dhruva Gole , Sebin Francis , Kendall Willis , Akashdeep Kaur , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Date: Wed, 07 Jan 2026 15:49:13 +0100 In-Reply-To: <979eb1054dbe116c2c8bb9920e94e3a93db5346c.camel@gmail.com> References: <20260106-topic-am62a-mmc-pinctrl-v6-19-next-v1-1-1190ac29aadb@baylibre.com> <979eb1054dbe116c2c8bb9920e94e3a93db5346c.camel@gmail.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.58.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Hi Markus, On Tue, 2026-01-06 at 18:25 +0100, Alexander Sverdlin wrote: > > =C2=A0 main_mmc1_pins_default: main-mmc1-default-pins { > > =C2=A0 pinctrl-single,pins =3D < > > - AM62AX_IOPAD(0x23c, PIN_INPUT, 0) /* (A21) MMC1_CMD */ this is a bit trial-and-error, but maybe you could try to add missing clock retimer/loopback pin for test instead of disabling ST? Would this help: AM62AX_IOPAD(0x238, PIN_INPUT, 0) /* (N/A) MMC1_CLKLB */ some SoCs from AM6x family seem to require it even though TRMs claim the de= fault PoR state is the proper one. > > - AM62AX_IOPAD(0x234, PIN_INPUT, 0) /* (B22) MMC1_CLK */ > > - AM62AX_IOPAD(0x230, PIN_INPUT, 0) /* (A22) MMC1_DAT0 */ > > - AM62AX_IOPAD(0x22c, PIN_INPUT, 0) /* (B21) MMC1_DAT1 */ > > - AM62AX_IOPAD(0x228, PIN_INPUT, 0) /* (C21) MMC1_DAT2 */ > > - AM62AX_IOPAD(0x224, PIN_INPUT, 0) /* (D22) MMC1_DAT3 */ > > - AM62AX_IOPAD(0x240, PIN_INPUT, 0) /* (D17) MMC1_SDCD */ >=20 > All of these have ST enabled on PoR, according to TRM. >=20 > > + AM62AX_IOPAD(0x23c, PIN_INPUT_NOST, 0) /* (A21) MMC1_CMD */ > > + AM62AX_IOPAD(0x234, PIN_INPUT_NOST, 0) /* (B22) MMC1_CLK */ > > + AM62AX_IOPAD(0x230, PIN_INPUT_NOST, 0) /* (A22) MMC1_DAT0 */ > > + AM62AX_IOPAD(0x22c, PIN_INPUT_NOST, 0) /* (B21) MMC1_DAT1 */ > > + AM62AX_IOPAD(0x228, PIN_INPUT_NOST, 0) /* (C21) MMC1_DAT2 */ > > + AM62AX_IOPAD(0x224, PIN_INPUT_NOST, 0) /* (D22) MMC1_DAT3 */ > > + AM62AX_IOPAD(0x240, PIN_INPUT_NOST, 0) /* (D17) MMC1_SDCD */ > > =C2=A0 >; > > =C2=A0 bootph-all; > > =C2=A0 }; --=20 Alexander Sverdlin.