From: Nicolin Chen <nicolinc@nvidia.com>
To: Jason Gunthorpe <jgg@nvidia.com>, <joro@8bytes.org>,
Will Deacon <will@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
Catalin Marinas <catalin.marinas@arm.com>, <rafael@kernel.org>,
Danilo Krummrich <dakr@kernel.org>,
Johan Hovold <johan@kernel.org>,
Marek Szyprowski <m.szyprowski@samsung.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Pranjal Shrivastava <praan@google.com>,
"Mostafa Saleh" <smostafa@google.com>,
<linux-kernel@vger.kernel.org>, <iommu@lists.linux.dev>,
<driver-core@lists.linux.dev>, Sonang Patel <sonangp@nvidia.com>,
Ankit Agrawal <ankita@nvidia.com>,
<shameerali.kolothum.thodi@huawei.com>
Subject: [PATCH v3 6/7] iommu: Park TDISP T=0 devices in the blocking domain
Date: Tue, 10 Nov 2026 12:50:11 -0800 [thread overview]
Message-ID: <6620f49a3bb96837034aba24b5131a9d8c7eec8c.1794343501.git.nicolinc@nvidia.com> (raw)
In-Reply-To: <cover.1794343501.git.nicolinc@nvidia.com>
A TDISP T=0 device stays associated with its guest T=1 vIOMMU, yet doesn't
use that IOMMU for DMA translation. Instead, park its guest-visible stream
in the driver's blocking domain.
Linux's model requires a device to either use T=0 or T=1. Aside from MSI,
it cannot use T=0 for normal DMA once moved into T=1 mode, since the device
will have IOVA's that are not valid in T=0.
Select the blocking domain before normal default-domain policy is applied.
Direct-map reserved regions are still fine, because the T=0 stream always
goes to an identity mapping. Skip them here, as recording the request would
only refuse the device its blocking domain.
Reject sysfs domain changes, driver-managed group attachment, and any PASID
attachments that would install a translating domain. The state is uniform
across each group because all devices on a confidential IOMMU start in T=0.
Suggested-by: Jason Gunthorpe <jgg@nvidia.com>
Signed-off-by: Nicolin Chen <nicolinc@nvidia.com>
---
drivers/iommu/iommu.c | 54 ++++++++++++++++++++++++++++++++++++++++---
1 file changed, 51 insertions(+), 3 deletions(-)
diff --git a/drivers/iommu/iommu.c b/drivers/iommu/iommu.c
index a7464e155e55a..992aeee8f9294 100644
--- a/drivers/iommu/iommu.c
+++ b/drivers/iommu/iommu.c
@@ -1238,6 +1238,14 @@ static int iommu_create_device_direct_mappings(struct iommu_domain *domain,
unsigned long pg_size;
int ret = 0;
+ /*
+ * The direct-map reserved regions are still fine because the T=0 stream
+ * always goes to an identity mapping. Skip them: recording the request
+ * would only refuse the device its blocking domain.
+ */
+ if (iommu_using_t0_stream(dev))
+ return 0;
+
pg_size = domain->pgsize_bitmap ? 1UL << __ffs(domain->pgsize_bitmap) : 0;
if (WARN_ON_ONCE(iommu_is_dma_domain(domain) && !pg_size))
@@ -1790,11 +1798,22 @@ __iommu_group_alloc_default_domain(struct iommu_group *group, int req_type)
static struct iommu_domain *
iommu_group_alloc_default_domain(struct iommu_group *group, int req_type)
{
- const struct iommu_ops *ops = dev_iommu_ops(iommu_group_first_dev(group));
+ struct device *first = iommu_group_first_dev(group);
+ const struct iommu_ops *ops = dev_iommu_ops(first);
struct iommu_domain *dom;
lockdep_assert_held(&group->mutex);
+ /*
+ * When in T=0 mode the T=1 vIOMMU must always be set to BLOCKED to
+ * release control of ATS.
+ */
+ if (iommu_using_t0_stream(first)) {
+ if (!ops->blocked_domain)
+ return ERR_PTR(-EINVAL);
+ return ops->blocked_domain;
+ }
+
/*
* Allow legacy drivers to specify the domain that will be the default
* domain. This should always be either an IDENTITY/BLOCKED/PLATFORM
@@ -2399,6 +2418,10 @@ static int __iommu_attach_group(struct iommu_domain *domain,
!domain_iommu_ops_compatible(dev_iommu_ops(dev), domain))
return -EINVAL;
+ /* A domain cannot be attached while using the T=0 stream. */
+ if (iommu_using_t0_stream(dev))
+ return -EINVAL;
+
return __iommu_group_set_domain(group, domain);
}
@@ -3325,6 +3348,12 @@ static ssize_t iommu_group_store_type(struct iommu_group *group,
goto out_unlock;
}
+ /* Default domain changes are not allowed while using the T=0 stream. */
+ if (iommu_using_t0_stream(iommu_group_first_dev(group))) {
+ ret = -EINVAL;
+ goto out_unlock;
+ }
+
ret = iommu_setup_default_domain(group, req_type);
if (ret)
goto out_unlock;
@@ -3690,6 +3719,12 @@ int iommu_attach_device_pasid(struct iommu_domain *domain,
goto out_unlock;
}
+ /* PASID cannot be used on the T=0 stream. */
+ if (iommu_using_t0_stream(dev)) {
+ ret = -EINVAL;
+ goto out_unlock;
+ }
+
for_each_group_device(group, device) {
/*
* Skip PASID validation for devices without PASID support
@@ -3783,6 +3818,12 @@ int iommu_replace_device_pasid(struct iommu_domain *domain,
goto out_unlock;
}
+ /* PASID cannot be used on the T=0 stream. */
+ if (iommu_using_t0_stream(dev)) {
+ ret = -EINVAL;
+ goto out_unlock;
+ }
+
entry = iommu_make_pasid_array_entry(domain, handle);
curr = xa_cmpxchg(&group->pasid_array, pasid, NULL,
XA_ZERO_ENTRY, GFP_KERNEL);
@@ -4017,6 +4058,12 @@ int iommu_replace_group_handle(struct iommu_group *group,
return -EINVAL;
mutex_lock(&group->mutex);
+ /* Like attach, replacement is not allowed when using the T=0 stream. */
+ if (iommu_using_t0_stream(iommu_group_first_dev(group))) {
+ ret = -EINVAL;
+ goto err_unlock;
+ }
+
entry = iommu_make_pasid_array_entry(new_domain, handle);
ret = xa_reserve(&group->pasid_array, IOMMU_NO_PASID, GFP_KERNEL);
if (ret)
@@ -4294,8 +4341,9 @@ int iommu_dma_prepare_msi(struct msi_desc *desc, phys_addr_t msi_addr)
return ret;
mutex_lock(&group->mutex);
- /* An IDENTITY domain must pass through */
- if (group->domain && group->domain->type != IOMMU_DOMAIN_IDENTITY) {
+ /* An IDENTITY domain or a T=0 device must pass through */
+ if (group->domain && group->domain->type != IOMMU_DOMAIN_IDENTITY &&
+ !iommu_using_t0_stream(dev)) {
switch (group->domain->cookie_type) {
case IOMMU_COOKIE_DMA_MSI:
case IOMMU_COOKIE_DMA_IOVA:
--
2.43.0
next prev parent reply other threads:[~2026-11-10 20:53 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-10 20:50 [PATCH v3 0/7] iommu/arm-smmu-v3: Support guest-level Realm VSMMU (Part-1) Nicolin Chen
2026-11-10 20:50 ` [PATCH v3 1/7] firmware: arm_rmm: Add VSMMU commands and fields Nicolin Chen
2026-11-10 20:50 ` [PATCH v3 2/7] dma-mapping: Let a device declare that it reaches private memory Nicolin Chen
2026-11-10 20:50 ` [PATCH v3 3/7] dma-mapping: Keep DMA memory private for capable devices Nicolin Chen
2026-11-10 20:50 ` [PATCH v3 4/7] iommu: Let a driver mark an IOMMU as confidential Nicolin Chen
2026-11-10 20:50 ` [PATCH v3 5/7] iommu: Introduce TDISP T=0 state for confidential IOMMUs Nicolin Chen
2026-11-10 20:50 ` Nicolin Chen [this message]
2026-11-10 20:50 ` [PATCH v3 7/7] iommu/arm-smmu-v3: Probe a guest-level Realm VSMMU via RSI commands Nicolin Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6620f49a3bb96837034aba24b5131a9d8c7eec8c.1794343501.git.nicolinc@nvidia.com \
--to=nicolinc@nvidia.com \
--cc=ankita@nvidia.com \
--cc=catalin.marinas@arm.com \
--cc=dakr@kernel.org \
--cc=driver-core@lists.linux.dev \
--cc=gregkh@linuxfoundation.org \
--cc=iommu@lists.linux.dev \
--cc=jgg@nvidia.com \
--cc=johan@kernel.org \
--cc=joro@8bytes.org \
--cc=linux-kernel@vger.kernel.org \
--cc=m.szyprowski@samsung.com \
--cc=mark.rutland@arm.com \
--cc=praan@google.com \
--cc=rafael@kernel.org \
--cc=robin.murphy@arm.com \
--cc=shameerali.kolothum.thodi@huawei.com \
--cc=smostafa@google.com \
--cc=sonangp@nvidia.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®