From: claudiu beznea <claudiu.beznea@tuxon.dev>
To: Prabhakar <prabhakar.csengg@gmail.com>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Magnus Damm <magnus.damm@gmail.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Biju Das <biju.das.jz@bp.renesas.com>,
Fabrizio Castro <fabrizio.castro.jz@renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH v2 4/8] arm64: dts: renesas: r9a09g057: Add RIIC0-RIIC8 nodes
Date: Mon, 19 Aug 2024 11:13:27 +0300 [thread overview]
Message-ID: <69b7f374-9037-4373-90e0-676cce0cd0fa@tuxon.dev> (raw)
In-Reply-To: <20240811204955.270231-5-prabhakar.mahadev-lad.rj@bp.renesas.com>
Hi, Prabhakar,
On 11.08.2024 23:49, Prabhakar wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
>
> Add RIIC0-RIIC8 nodes to RZ/V2H(P) ("R9A09G057") SoC DTSI.
>
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> ---
> v1->v2
> - New patch
> ---
> arch/arm64/boot/dts/renesas/r9a09g057.dtsi | 198 +++++++++++++++++++++
> 1 file changed, 198 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> index 3d6c3a604ec9..c9e1e21b820d 100644
> --- a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> @@ -141,6 +141,28 @@ ostm1: timer@11801000 {
> status = "disabled";
> };
>
> + i2c8: i2c@11c01000 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "renesas,riic-r9a09g057";
> + reg = <0 0x11c01000 0 0x400>;
According to [1] compatible and reg props are preferred to be at the
beginning of the node.
[1]
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/tree/Documentation/devicetree/bindings/dts-coding-style.rst#n112
> + interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 523 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 522 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "tei", "ri", "ti", "spi", "sti",
> + "naki", "ali", "tmoi";
> + clocks = <&cpg CPG_MOD 147>;
> + clock-frequency = <100000>;
> + resets = <&cpg 160>;
> + power-domains = <&cpg>;
> + status = "disabled";
> + };
> +
[ ... ]
next prev parent reply other threads:[~2024-08-19 8:13 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-11 20:49 [PATCH v2 0/8] Add support for Renesas RZ/V2H(P) SoC and GP-EVK platform Prabhakar
2024-08-11 20:49 ` [PATCH v2 1/8] arm64: dts: renesas: Add initial SoC DTSI for RZ/V2H(P) SoC Prabhakar
2024-08-11 20:49 ` [PATCH v2 2/8] arm64: dts: renesas: Add initial DTS for RZ/V2H GP-EVK board Prabhakar
2024-08-11 20:49 ` [PATCH v2 3/8] arm64: dts: renesas: r9a09g057: Add OSTM0-OSTM7 nodes Prabhakar
2024-08-11 20:49 ` [PATCH v2 4/8] arm64: dts: renesas: r9a09g057: Add RIIC0-RIIC8 nodes Prabhakar
2024-08-19 8:13 ` claudiu beznea [this message]
2024-08-19 15:14 ` Lad, Prabhakar
2024-08-11 20:49 ` [PATCH v2 5/8] arm64: dts: renesas: r9a09g057: Add SDHI0-SDHI2 nodes Prabhakar
2024-08-11 20:49 ` [PATCH v2 6/8] arm64: dts: renesas: r9a09g057: Add WDT0-WDT3 nodes Prabhakar
2024-08-12 12:25 ` Biju Das
2024-08-12 12:31 ` Lad, Prabhakar
2024-08-12 12:39 ` Biju Das
2024-08-12 12:42 ` Biju Das
2024-08-19 13:58 ` Geert Uytterhoeven
2024-08-19 14:01 ` Lad, Prabhakar
2024-08-11 20:49 ` [PATCH v2 7/8] arm64: dts: renesas: r9a09g057h44-gp-evk: Enable OSTM, I2C, and SDHI Prabhakar
2024-08-12 7:40 ` Biju Das
2024-08-12 9:16 ` Lad, Prabhakar
2024-08-12 10:02 ` Biju Das
2024-08-12 12:28 ` Lad, Prabhakar
2024-08-12 13:47 ` Biju Das
2024-08-11 20:49 ` [PATCH v2 8/8] arm64: dts: renesas: r9a09g057h44-gp-evk: Enable watchdog Prabhakar
2024-08-12 15:33 ` [PATCH v2 0/8] Add support for Renesas RZ/V2H(P) SoC and GP-EVK platform Rob Herring (Arm)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=69b7f374-9037-4373-90e0-676cce0cd0fa@tuxon.dev \
--to=claudiu.beznea@tuxon.dev \
--cc=biju.das.jz@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fabrizio.castro.jz@renesas.com \
--cc=geert+renesas@glider.be \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=prabhakar.csengg@gmail.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®