From: Dave Hansen <dave.hansen@intel.com>
To: Dave Jiang <dave.jiang@intel.com>,
vkoul@kernel.org, tglx@linutronix.de, mingo@redhat.com,
bp@alien8.de
Cc: Jing Lin <jing.lin@intel.com>, Tony Luck <tony.luck@intel.com>,
Dan Williams <dan.j.williams@intel.com>,
dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org,
x86@kernel.org, ashok.raj@intel.com, fenghua.yu@intel.com
Subject: Re: [PATCH v3 6/6] dmaengine: idxd: add ABI documentation for shared wq
Date: Mon, 6 Jul 2020 11:57:30 -0700 [thread overview]
Message-ID: <6dbaf551-125e-bc7f-0b5f-655b48432ab2@intel.com> (raw)
In-Reply-To: <159405972142.19216.202541495863164149.stgit@djiang5-desk3.ch.intel.com>
On 7/6/20 11:22 AM, Dave Jiang wrote:
> +What: /sys/bus/dsa/devices/dsa<m>/pasid_enabled
> +Date: Jul 5, 2020
> +KernelVersion: 5.9.0
> +Contact: dmaengine@vger.kernel.org
> +Description: To indicate if PASID (process address space identifier) is
> + enabled or not for this device.
> +
> What: /sys/bus/dsa/devices/dsa<m>/state
> Date: Oct 25, 2019
> KernelVersion: 5.6.0
> @@ -116,6 +123,13 @@ Description: The maximum number of bandwidth tokens that may be in use at
> one time by operations that access low bandwidth memory in the
> device.
>
> +What: /sys/bus/dsa/devices/wq<m>.<n>/block_on_fault
> +Date: Jul 5, 2020
> +KernelVersion: 5.9.0
> +Contact: dmaengine@vger.kernel.org
> +Description: To indicate block on fault is allowed or not for the work queue
> + to support on demand paging.
I'd also really appreciate some more "why" in addition to the "what" in
the documentation. Why would a program or end user care that PASIDs are
enabled or that on-demand paging is supported?
prev parent reply other threads:[~2020-07-06 18:57 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-06 18:21 [PATCH v3 0/6] Add shared workqueue support for idxd driver Dave Jiang
2020-07-06 18:21 ` [PATCH v3 1/6] x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructions Dave Jiang
2020-07-06 18:21 ` [PATCH v3 2/6] x86/asm: move the raw asm in iosubmit_cmds512() to special_insns.h Dave Jiang
2020-07-06 18:21 ` [PATCH v3 3/6] x86/asm: add enqcmds() to support ENQCMDS instruction Dave Jiang
2020-07-06 18:21 ` [PATCH v3 4/6] dmaengine: idxd: add shared workqueue support Dave Jiang
2020-07-06 18:21 ` [PATCH v3 5/6] dmaengine: idxd: clean up descriptors with fault error Dave Jiang
2020-07-06 18:22 ` [PATCH v3 6/6] dmaengine: idxd: add ABI documentation for shared wq Dave Jiang
2020-07-06 18:57 ` Dave Hansen [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6dbaf551-125e-bc7f-0b5f-655b48432ab2@intel.com \
--to=dave.hansen@intel.com \
--cc=ashok.raj@intel.com \
--cc=bp@alien8.de \
--cc=dan.j.williams@intel.com \
--cc=dave.jiang@intel.com \
--cc=dmaengine@vger.kernel.org \
--cc=fenghua.yu@intel.com \
--cc=jing.lin@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=tglx@linutronix.de \
--cc=tony.luck@intel.com \
--cc=vkoul@kernel.org \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®