From: Patrick DELAUNAY <patrick.delaunay@foss.st.com>
To: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
Alexandre TORGUE <alexandre.torgue@foss.st.com>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>
Cc: Etienne CARRIERE <etienne.carriere@linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-stm32@st-md-mailman.stormreply.com>,
Fabrice Gasnier <fabrice.gasnier@foss.st.com>
Subject: Re: [PATCH 3/3] nvmem: stm32: add OP-TEE support for STM32MP13x
Date: Wed, 9 Nov 2022 18:35:06 +0100 [thread overview]
Message-ID: <6df7b823-463b-d6fa-9662-54f39463a894@foss.st.com> (raw)
In-Reply-To: <4789703d-0434-2e72-0001-5a7e1014f816@linaro.org>
Hi,
On 11/8/22 11:03, Srinivas Kandagatla wrote:
>
>
> On 02/11/2022 10:59, Patrick DELAUNAY wrote:
>> Hi,
>>
>> On 11/1/22 08:26, Srinivas Kandagatla wrote:
>>>
>>>
>>> On 28/10/2022 15:52, Patrick Delaunay wrote:
>>>> For boot with OP-TEE on STM32MP13, the communication with the secure
>>>> world no more use STMicroelectronics SMC but communication with the
>>>> BSEC TA, for data access (read/write) or lock operation:
>>>> - all the request are sent to OP-TEE trusted application,
>>>> - for upper OTP with ECC protection and with word programming only
>>>> each OTP are permanently locked when programmed to avoid ECC error
>>>> on the second write operation
>>>>
>>>> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
>>>> ---
>>>
>>> For some reason I pushed this patch without a full review, This is
>>> now reverted from nvmem-next.
>>
>>
>> Ok
>>
>>
>>>
>>> Why not add TEE client based new driver instead of ifdefing around
>>> this driver? Also I see there is not much common across both drivers
>>> anyway.
>>
>>
>> I hesitate between the 2 solutions. I choose this update to handle
>> the STM32MP15 support with OP-TEE.
>
> How are you to handing this?
>
>>
>> For backward compatibility reason the same driver STM32 ROMEM
>> associated to compatible "st,stm32mp15-bsec" should be kept.
>>
>> - the lower OTP can directly accessible by Linux (the IP is not
>> secured) => boot with SPL
>
> Can we determine this at runtime?
Not directly with IP register, but we detect the OP-TEE support at runtime.
>
>>
>> - the upper OTP and the write operation are requested by
>> STMicroelectronics SMCs
>>
>> => boot with TF-A SPMIN and old OP-TEE (before migration to STM32
>> BSEC PTA)
>>
>>
>> But in the future OP-TEE the access to OTP should be also done with
>> STM32 BSEC PTA...
>
> Given that we have only one compatible for these two type of
> combinations how are you planning to deal with both the cases and
> still be backward compatible?
yes, as it is the SOC dtsi, I don't want change the IP compatible
but I will handle in this driver probe to be backward compatible:
detection of OP-TEE presence and SMC/PTA support.
only the STM32MP13 SoC only use the PTA, as we have no backward
compatibility issue.
I will include this STM32MP15 patch in the serie for V2, it should be
mode clear for the review.
>
> --srini
>>
>>
>> I can manage this compatibility by detection in STM32 romem driver if
>> the booth access are managed in the same driver.
>
>
>
>>
>> This patch can be added in the serie to understood the detection
>> mechanism.
>>
Regards
Patrick
next prev parent reply other threads:[~2022-11-09 17:35 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-28 14:52 [PATCH 0/3] " Patrick Delaunay
2022-10-28 14:52 ` [PATCH 1/3] dt-bindings: nvmem: add new stm32mp13 compatible for stm32-romem Patrick Delaunay
2022-10-28 15:39 ` Fabrice Gasnier
2022-10-28 14:52 ` [PATCH 2/3] ARM: dts: stm32mp13: fix compatible for BSEC Patrick Delaunay
2022-10-28 14:52 ` [PATCH 3/3] nvmem: stm32: add OP-TEE support for STM32MP13x Patrick Delaunay
2022-11-01 7:26 ` Srinivas Kandagatla
2022-11-02 10:59 ` Patrick DELAUNAY
2022-11-08 10:03 ` Srinivas Kandagatla
2022-11-09 17:35 ` Patrick DELAUNAY [this message]
2022-11-09 18:02 ` Srinivas Kandagatla
2022-11-03 13:18 ` [Linux-stm32] " Fabrice Gasnier
2022-11-07 10:18 ` Patrick DELAUNAY
2022-10-31 17:42 ` [PATCH 0/3] " Srinivas Kandagatla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6df7b823-463b-d6fa-9662-54f39463a894@foss.st.com \
--to=patrick.delaunay@foss.st.com \
--cc=alexandre.torgue@foss.st.com \
--cc=etienne.carriere@linaro.org \
--cc=fabrice.gasnier@foss.st.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=srinivas.kandagatla@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®