From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752840AbdEDXgM (ORCPT ); Thu, 4 May 2017 19:36:12 -0400 Received: from edison.jonmasters.org ([173.255.233.168]:39093 "EHLO edison.jonmasters.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751730AbdEDXgK (ORCPT ); Thu, 4 May 2017 19:36:10 -0400 To: Will Deacon , Geetha Akula References: <1493293584-20287-1-git-send-email-gakula@caviumnetworks.com> <1493293584-20287-3-git-send-email-gakula@caviumnetworks.com> <20170427164237.GA7114@leverpostej> <20170427170030.GF1890@arm.com> <20170503094717.GC8233@arm.com> Cc: Mark Rutland , Geetha sowjanya , robin.murphy@arm.com, lorenzo.pieralisi@arm.com, hanjun.guo@linaro.org, sudeep.holla@arm.com, iommu@lists.linux-foundation.org, jcm@redhat.com, Linu Cherian , linux-kernel@vger.kernel.org, linux-acpi@vger.kernel.org, robert.richter@cavium.com, catalin.marinas@arm.com, Geetha , sgoutham@cavium.com, linux-arm-kernel@lists.infradead.org From: Jon Masters Organization: World Organi{s,z}ation Of Broken Dreams Message-ID: <75890ac7-19db-0b8b-cc74-248c36ef4dab@jonmasters.org> Date: Thu, 4 May 2017 19:36:08 -0400 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.0 MIME-Version: 1.0 In-Reply-To: <20170503094717.GC8233@arm.com> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 65.202.37.3 X-SA-Exim-Mail-From: jcm@jonmasters.org Subject: Re: [PATCH 2/3] iommu/arm-smmu-v3: Add workaround for Cavium ThunderX2 erratum #74 X-SA-Exim-Version: 4.2.1 (built Sun, 08 Nov 2009 07:31:22 +0000) X-SA-Exim-Scanned: Yes (on edison.jonmasters.org) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 05/03/2017 05:47 AM, Will Deacon wrote: > Hi Geetha, > > On Tue, May 02, 2017 at 12:01:15PM +0530, Geetha Akula wrote: >> SMMU_IIDR register is broken on T99, that the reason we are using MIDR. > > Urgh, that's unfortunate. In what way is it broken? > >> If using MIDR is not accepted, can we enable errata based on SMMU resource size? >> some thing like below. > > No, you need to get your model number added to IORT after all if the IIDR > can't uniqely identify the part. > > Sorry [I've pinged the IORT author directly with a copy of the above message] Can folks please take action urgently if the IORT spec needs updating to accommodate additional vendor IDs. Jon.